Cumulative differential nonlinearity testing of ADCs

Hungkai Chen*, Yingchieh Ho, Chau-Chin Su

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract

This paper proposes a cumulative DNL (CDNL) test methodology for the BIST of ADCs. It analyzes the histogram of the DNL of a predetermined κ LSBs distance to determine the DNL and gain error. The advantage of this method over others is that the numbers of required code bins and required samples are significantly reduced. The simulation and measurements of a 12-bit ADC show that the proposed CDNL has an error of less than 5% with only 212 samples, which can only be achieved with 222 samples using the conventional method. It only needs 16 registers to store code bins in this experiment.

Original languageEnglish
Pages (from-to)1768-1775
Number of pages8
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE95-A
Issue number10
DOIs
StatePublished - 1 Jan 2012

Keywords

  • Analog-to-digital converters (ADCs)
  • Cumulative differential nonlinearity
  • Gain error
  • Jitter calibration

Fingerprint Dive into the research topics of 'Cumulative differential nonlinearity testing of ADCs'. Together they form a unique fingerprint.

Cite this