CriAS: A performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture

Chia I. Chen*, Juinn-Dar Huang

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Abstract

In deep submicron era, wire delay is no longer negligible and is dominating the system performance. Several tate-of-the-art architectural synthesis flows have been proposed or the distributed register architectures to cope with the ncreasing wire delay by allowing on-chip multicycle communication. In this paper, we present a new performancedriven criticality-aware synthesis flow CriAS targeting regular istributed register architectures. CriAS features a hierarchical inding strategy and a coarse-grained placer for minimizing the umber of critical global data transfers. The key ideas are to ake time criticality as the major concern at earlier binding tages before the detailed physical placement information is available, and to preserve the locality of closely related critical omponents in the later placement phase. The experimental esults show that 19% overall performance improvement can be chieved on average as compared to the previous work.

Original languageEnglish
Title of host publicationProceedings of the ASP-DAC 2009
Subtitle of host publicationAsia and South Pacific Design Automation Conference 2009
Pages67-72
Number of pages6
DOIs
StatePublished - 20 Apr 2009
EventAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 - Yokohama, Japan
Duration: 19 Jan 200922 Jan 2009

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Conference

ConferenceAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009
CountryJapan
CityYokohama
Period19/01/0922/01/09

Fingerprint Dive into the research topics of 'CriAS: A performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture'. Together they form a unique fingerprint.

  • Cite this

    Chen, C. I., & Huang, J-D. (2009). CriAS: A performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture. In Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009 (pp. 67-72). [4796443] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2009.4796443