Compiler optimization on instruction scheduling for low power

Chingren Lee, Jenq Kuen Lee*, Ting Ting Hwang, Shi-Chun Tsai

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

51 Scopus citations

Abstract

We investigate compiler transformation techniques for the problem of scheduling VLIW instructions aimed to reduce the power consumption on the instruction bus. It can be categorized into two types: horizontal and vertical scheduling. For the horizontal case, we propose a bipartite-matching scheme. We prove that our greedy algorithm always gives the optimal switching activities of the instruction bus. In the vertical case we prove that the problem is NP-hard and propose a heuristic algorithm. Experimental results show average 13% improvements with the 4-way issue architecture and average 20% improvement with the 8-way issue architecture for power consumption of the instruction bus as compared with conventional list scheduling for an extensive set of benchmarks.

Original languageEnglish
Title of host publicationProceedings - 13th International Symposium on System Synthesis, ISSS 2000
PublisherIEEE Computer Society
Pages55-60
Number of pages6
ISBN (Electronic)0769507654
DOIs
StatePublished - 1 Jan 2000
Event13th International Symposium on System Synthesis, ISSS 2000 - Madrid, Spain
Duration: 20 Sep 200022 Sep 2000

Publication series

NameProceedings of the International Symposium on System Synthesis
Volume2000-January
ISSN (Print)1080-1820

Conference

Conference13th International Symposium on System Synthesis, ISSS 2000
CountrySpain
CityMadrid
Period20/09/0022/09/00

Keywords

  • Capacitance
  • Circuits
  • Computer architecture
  • Costs
  • Energy consumption
  • Greedy algorithms
  • Optimizing compilers
  • Processor scheduling
  • Software performance
  • VLIW

Fingerprint Dive into the research topics of 'Compiler optimization on instruction scheduling for low power'. Together they form a unique fingerprint.

  • Cite this

    Lee, C., Lee, J. K., Hwang, T. T., & Tsai, S-C. (2000). Compiler optimization on instruction scheduling for low power. In Proceedings - 13th International Symposium on System Synthesis, ISSS 2000 (pp. 55-60). [874029] (Proceedings of the International Symposium on System Synthesis; Vol. 2000-January). IEEE Computer Society. https://doi.org/10.1109/ISSS.2000.874029