CMOS on-chip electrostatic discharge protection circuit using four-SCR structures with low ESD-trigger voltage

Ming-Dou Ker*, Chung-Yu Wu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

4 Scopus citations

Abstract

A robust CMOS on-chip ESD protection circuit is proposed, which consists of four parasitic lateral SCR devices with low ESD trigger voltages to protect NMOS and PMOS devices of the internal circuits against the ESD pulses with both positive and negative polarities with respect to either VDD or VSS(GND) nodes. For each ESD stress with positive or negative polarity, there is an efficient and direct shunt path generated by the SCR low-impedance latching state to quickly bypass the ESD current. Thus, this four-SCR ESD protection circuit can perform very efficient protection in a small layout area. Since there is no diffusion or polysilicon resistor in the proposed ESD protection circuit, the RC delay between each I/O pad and its internal circuits is very low and high-speed applications are feasible. The experimental results show that this four-SCR protection circuit can successfully perform very effective protection against ESD damage. Moreover, the proposed ESD protection circuit is fully process-compatible with n-well or p-well CMOS and BiCMOS technologies.

Original languageEnglish
Pages (from-to)17-26
Number of pages10
JournalSolid State Electronics
Volume37
Issue number1
DOIs
StatePublished - 1 Jan 1994

Fingerprint Dive into the research topics of 'CMOS on-chip electrostatic discharge protection circuit using four-SCR structures with low ESD-trigger voltage'. Together they form a unique fingerprint.

Cite this