Background calibration of integrator leakage in discrete-time delta-sigma modulators

Su Hao Wu*, Jieh-Tsorng Wu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

This paper presents an integration-leakage calibration technique for the switched-capacitor integrators in a delta-sigma modulator (DSM). Integrators realized with low-gain opamps are lossy. A DSM that uses lossy integrators exhibits a degraded signal-to-quantization-noise ratio. To calibrate an integrator, its integration leakage is detected in the digital domain, and the leakage compensation is applied to the same integrator in the analog domain. The proposed scheme can calibrate all integrators in a discrete-time DSM of any form. It can be proceed in the background without interrupting the normal DSM operation. The design considerations for the proposed calibration scheme are discussed. Design cases of a 1st-order, a 2nd-order, and a 3rd-order DSM are demonstrated and simulated.

Original languageEnglish
Pages (from-to)645-655
Number of pages11
JournalAnalog Integrated Circuits and Signal Processing
Volume81
Issue number3
DOIs
StatePublished - 2 Dec 2014

Fingerprint Dive into the research topics of 'Background calibration of integrator leakage in discrete-time delta-sigma modulators'. Together they form a unique fingerprint.

Cite this