Area-power-efficient 11-bit hybrid dual-Vdd ADC with self-calibration for neural sensing application

Jr Ming Chen, Po-Tsang Huang, Shang Lin Wu, Wei Hwang, Ching Te Chuang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Miniaturized neural sensing microsystem has become increasingly important for brain function investigation. This paper presented a low voltage area-power-efficient 11-bit hybrid analog-to-digital convertor (ADC) with self-calibration for neural sensing application. To reduce the total amount of capacitance, the proposed hybrid ADC is composed of 3 bit coarse-tune and 8 bit fine-tune with delay-lined based ADC and successive approximation register (SAR) ADC. The three most significant bits are detected by a modified vernier structure delay-line-based ADC. Self-timed power management including dual voltage supply, power-gating and multi-threshold CMOS are employed and the capacitance mismatch due to process variation is compensated using a self-calibration scheme. The proposed 11 bit ADC is implemented in TSMC 90nm general propose (GP) CMOS technology. Post-sim results indicate that ENOB of 9.71-bits at 32KS/s sampling rate can be achieved with only 982nW power consumption and 0.026-mm2. The FOM of the proposed hybrid ADC is 36.75fJ/conversion-step.

Original languageEnglish
Title of host publicationProceedings - 29th IEEE International System on Chip Conference, SOCC 2016
EditorsMassimo Alioto, Andrew Marshall, Ramalingam Sridhar, Danella Zhao, Karan Bhatia
PublisherIEEE Computer Society
Pages18-23
Number of pages6
ISBN (Electronic)9781509013661
DOIs
StatePublished - 19 Apr 2017
Event29th IEEE International System on Chip Conference, SOCC 2016 - Seattle, United States
Duration: 6 Sep 20169 Sep 2016

Publication series

NameInternational System on Chip Conference
ISSN (Print)2164-1676
ISSN (Electronic)2164-1706

Conference

Conference29th IEEE International System on Chip Conference, SOCC 2016
CountryUnited States
CitySeattle
Period6/09/169/09/16

Keywords

  • SAR ADC
  • low power
  • neural sensing
  • self-calibration

Fingerprint Dive into the research topics of 'Area-power-efficient 11-bit hybrid dual-Vdd ADC with self-calibration for neural sensing application'. Together they form a unique fingerprint.

Cite this