Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints

Yi Hang Chen*, Jian Yu Chen, Juinn-Dar Huang

*Corresponding author for this work

Research output: Contribution to journalArticle

2 Scopus citations


Power dissipation has become a pressing issue of concern in the designs of most electronic system as fabrication processes enter even deeper submicron regions. More specifically, leakage power plays a dominant role in system power dissipation. An emerging circuit design style, the reconfigurable single-electron transistor (SET) array, has been proposed for continuing Moore's Law due to its ultra-low leakage power consumption. Recently, several works have been proposed to address the issues related to automated synthesis for the reconfigurable SET array. Nevertheless, all of those existing approaches consider mandatory fabrication constraints of SET array merely in late synthesis stages. In this article, we propose a synthesis algorithm, featuring input-variable ordering and dynamic product term ordering, for area minimization. The fabrication constraints are taken into account at every synthesis stage of proposed flow to guarantee better synthesis outcomes. We also develop a simulated annealing-based postprocess to find a proper phase assignment of each input variable for further area reduction. Experimental results show that our new methodology can achieve up to 29% area reduction as compared to existing state-of-the-art techniques.

Original languageEnglish
Article number37
JournalACM Journal on Emerging Technologies in Computing Systems
Issue number4
StatePublished - 1 Jul 2016


  • Algorithms
  • Area minimization
  • Automatic synthesis
  • B.6.3 [logic design]: design aids
  • Reconfigurable structure
  • Single-electron transistor

Fingerprint Dive into the research topics of 'Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints'. Together they form a unique fingerprint.

  • Cite this