Architecture design of MPEG-4 texture decoder supporting object-based video coding

Hui Cheng Hsu; N. Y C Chang; Tian-Sheuan Chang

doi:10.1109/VDAT.2005.1500074

Architecture design of MPEG-4 texture decoder supporting object-based video coding

Hui Cheng Hsu^*, N. Y C Chang, Tian-Sheuan Chang

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

Handling of the complexity which arises due the irregularity data nature for MPEG-4 object based video coding is an important issue in MPEG-4 texture decoder design. Another crucial issue is designing an efficient architecture to satisfy the resource sensitive nature of portable embedded video codec systems. This paper presents an architecture for texture decoding to address these two major issues. By adopting zero-skipping and zero index tables together, the throughput and power consumption are improved significantly. To avoid incurring extra hardware overhead, multiplication sharing and buffer sharing are also incorporated. The synthesized design can perform texture decoding of CIF@30FPS under 2.18 MHz. using UMC 0.18μm 1P6M technology, the reported power consumption is 0.92 mW.

Original language	English
Title of host publication	2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
Pages	275-278
Number of pages	4
DOIs	https://doi.org/10.1109/VDAT.2005.1500074
State	Published - 1 Dec 2005
Event	2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT) - Hsinchu, Taiwan Duration: 27 Apr 2005 → 29 Apr 2005

Publication series

Name	2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
Volume	2005

Conference

Conference	2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
Country	Taiwan
City	Hsinchu
Period	27/04/05 → 29/04/05

Access to Document

10.1109/VDAT.2005.1500074

Fingerprint Dive into the research topics of 'Architecture design of MPEG-4 texture decoder supporting object-based video coding'. Together they form a unique fingerprint.

Cite this

Hsu, H. C., Chang, N. Y. C., & Chang, T-S. (2005). Architecture design of MPEG-4 texture decoder supporting object-based video coding. In 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT) (pp. 275-278). [1500074] (2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT); Vol. 2005). https://doi.org/10.1109/VDAT.2005.1500074

@inproceedings{ad1d7b3a77be4377abf6af983035b27c,

title = "Architecture design of MPEG-4 texture decoder supporting object-based video coding",

abstract = "Handling of the complexity which arises due the irregularity data nature for MPEG-4 object based video coding is an important issue in MPEG-4 texture decoder design. Another crucial issue is designing an efficient architecture to satisfy the resource sensitive nature of portable embedded video codec systems. This paper presents an architecture for texture decoding to address these two major issues. By adopting zero-skipping and zero index tables together, the throughput and power consumption are improved significantly. To avoid incurring extra hardware overhead, multiplication sharing and buffer sharing are also incorporated. The synthesized design can perform texture decoding of CIF@30FPS under 2.18 MHz. using UMC 0.18μm 1P6M technology, the reported power consumption is 0.92 mW.",

author = "Hsu, {Hui Cheng} and Chang, {N. Y C} and Tian-Sheuan Chang",

year = "2005",

month = dec,

day = "1",

doi = "10.1109/VDAT.2005.1500074",

language = "English",

isbn = "0780390601",

series = "2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)",

pages = "275--278",

booktitle = "2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)",

note = "null ; Conference date: 27-04-2005 Through 29-04-2005",

}

Hsu, HC, Chang, NYC & Chang, T-S 2005, Architecture design of MPEG-4 texture decoder supporting object-based video coding. in 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)., 1500074, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT), vol. 2005, pp. 275-278, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT), Hsinchu, Taiwan, 27/04/05. https://doi.org/10.1109/VDAT.2005.1500074

Architecture design of MPEG-4 texture decoder supporting object-based video coding. / Hsu, Hui Cheng; Chang, N. Y C; Chang, Tian-Sheuan.

2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT). 2005. p. 275-278 1500074 (2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT); Vol. 2005).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Architecture design of MPEG-4 texture decoder supporting object-based video coding

AU - Hsu, Hui Cheng

AU - Chang, N. Y C

AU - Chang, Tian-Sheuan

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Handling of the complexity which arises due the irregularity data nature for MPEG-4 object based video coding is an important issue in MPEG-4 texture decoder design. Another crucial issue is designing an efficient architecture to satisfy the resource sensitive nature of portable embedded video codec systems. This paper presents an architecture for texture decoding to address these two major issues. By adopting zero-skipping and zero index tables together, the throughput and power consumption are improved significantly. To avoid incurring extra hardware overhead, multiplication sharing and buffer sharing are also incorporated. The synthesized design can perform texture decoding of CIF@30FPS under 2.18 MHz. using UMC 0.18μm 1P6M technology, the reported power consumption is 0.92 mW.

AB - Handling of the complexity which arises due the irregularity data nature for MPEG-4 object based video coding is an important issue in MPEG-4 texture decoder design. Another crucial issue is designing an efficient architecture to satisfy the resource sensitive nature of portable embedded video codec systems. This paper presents an architecture for texture decoding to address these two major issues. By adopting zero-skipping and zero index tables together, the throughput and power consumption are improved significantly. To avoid incurring extra hardware overhead, multiplication sharing and buffer sharing are also incorporated. The synthesized design can perform texture decoding of CIF@30FPS under 2.18 MHz. using UMC 0.18μm 1P6M technology, the reported power consumption is 0.92 mW.

UR - http://www.scopus.com/inward/record.url?scp=33745432502&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2005.1500074

DO - 10.1109/VDAT.2005.1500074

M3 - Conference contribution

AN - SCOPUS:33745432502

SN - 0780390601

SN - 9780780390607

T3 - 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)

SP - 275

EP - 278

BT - 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)

Y2 - 27 April 2005 through 29 April 2005

ER -

Hsu HC, Chang NYC, Chang T-S. Architecture design of MPEG-4 texture decoder supporting object-based video coding. In 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT). 2005. p. 275-278. 1500074. (2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)). https://doi.org/10.1109/VDAT.2005.1500074