An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions

Wei Hung Du; Ming Hung Chang; Hao Yi Yang; Wei Hwang

doi:10.1109/SOCC.2011.6085069

An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions

Wei Hung Du^*, Ming Hung Chang, Hao Yi Yang, Wei Hwang

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

2 Scopus citations

Abstract

In this paper, an ultra-low power (ULP) 16Kb SRAM-based first-in first-out (FIFO) memory is proposed for wireless body area networks (WBANs). The proposed FIFO memory is capable of operating in ultra-low voltage (ULV) regime with high variation immunity. An ULP near-/sub-threshold 10 transistors (10T) SRAM bit-cell is proposed to be the storage element for improving write variation in ULV regime and eliminate the data-dependent bit-line leakage. The proposed SRAM-based FIFO memory also features adaptive power control circuit, counter-based pointers, and a smart replica read/write control unit. The proposed FIFO is implemented to achieve a minimum operating voltage of 400mV in UMC 90nm CMOS technology. The write power is 2.09W at 50kHz and the read power is 2.25W at 625kHz.

Original language	English
Title of host publication	Proceedings - IEEE International SOC Conference, SOCC 2011
Pages	19-23
Number of pages	5
DOIs	https://doi.org/10.1109/SOCC.2011.6085069
State	Published - 28 Dec 2011
Event	24th IEEE International System on Chip Conference, SOCC 2011 - Taipei, Taiwan Duration: 26 Sep 2011 → 28 Sep 2011

Publication series

Name	International System on Chip Conference
ISSN (Print)	2164-1676
ISSN (Electronic)	2164-1706

Conference

Conference	24th IEEE International System on Chip Conference, SOCC 2011
Country	Taiwan
City	Taipei
Period	26/09/11 → 28/09/11

Access to Document

10.1109/SOCC.2011.6085069

Fingerprint Dive into the research topics of 'An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions'. Together they form a unique fingerprint.

Cite this

@inproceedings{2a556f33f3bc4cc5b3c3230916589c4b,

title = "An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions",

abstract = "In this paper, an ultra-low power (ULP) 16Kb SRAM-based first-in first-out (FIFO) memory is proposed for wireless body area networks (WBANs). The proposed FIFO memory is capable of operating in ultra-low voltage (ULV) regime with high variation immunity. An ULP near-/sub-threshold 10 transistors (10T) SRAM bit-cell is proposed to be the storage element for improving write variation in ULV regime and eliminate the data-dependent bit-line leakage. The proposed SRAM-based FIFO memory also features adaptive power control circuit, counter-based pointers, and a smart replica read/write control unit. The proposed FIFO is implemented to achieve a minimum operating voltage of 400mV in UMC 90nm CMOS technology. The write power is 2.09W at 50kHz and the read power is 2.25W at 625kHz.",

author = "Du, {Wei Hung} and Chang, {Ming Hung} and Yang, {Hao Yi} and Wei Hwang",

year = "2011",

month = dec,

day = "28",

doi = "10.1109/SOCC.2011.6085069",

language = "English",

isbn = "9781457716164",

series = "International System on Chip Conference",

pages = "19--23",

booktitle = "Proceedings - IEEE International SOC Conference, SOCC 2011",

note = "null ; Conference date: 26-09-2011 Through 28-09-2011",

}

Du, WH, Chang, MH, Yang, HY & Hwang, W 2011, An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions. in Proceedings - IEEE International SOC Conference, SOCC 2011., 6085069, International System on Chip Conference, pp. 19-23, 24th IEEE International System on Chip Conference, SOCC 2011, Taipei, Taiwan, 26/09/11. https://doi.org/10.1109/SOCC.2011.6085069

An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions. / Du, Wei Hung; Chang, Ming Hung; Yang, Hao Yi; Hwang, Wei.

Proceedings - IEEE International SOC Conference, SOCC 2011. 2011. p. 19-23 6085069 (International System on Chip Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An energy-efficient 10T SRAM-based FIFO memory operating in near-/sub-threshold regions

AU - Du, Wei Hung

AU - Chang, Ming Hung

AU - Yang, Hao Yi

AU - Hwang, Wei

PY - 2011/12/28

Y1 - 2011/12/28

N2 - In this paper, an ultra-low power (ULP) 16Kb SRAM-based first-in first-out (FIFO) memory is proposed for wireless body area networks (WBANs). The proposed FIFO memory is capable of operating in ultra-low voltage (ULV) regime with high variation immunity. An ULP near-/sub-threshold 10 transistors (10T) SRAM bit-cell is proposed to be the storage element for improving write variation in ULV regime and eliminate the data-dependent bit-line leakage. The proposed SRAM-based FIFO memory also features adaptive power control circuit, counter-based pointers, and a smart replica read/write control unit. The proposed FIFO is implemented to achieve a minimum operating voltage of 400mV in UMC 90nm CMOS technology. The write power is 2.09W at 50kHz and the read power is 2.25W at 625kHz.

AB - In this paper, an ultra-low power (ULP) 16Kb SRAM-based first-in first-out (FIFO) memory is proposed for wireless body area networks (WBANs). The proposed FIFO memory is capable of operating in ultra-low voltage (ULV) regime with high variation immunity. An ULP near-/sub-threshold 10 transistors (10T) SRAM bit-cell is proposed to be the storage element for improving write variation in ULV regime and eliminate the data-dependent bit-line leakage. The proposed SRAM-based FIFO memory also features adaptive power control circuit, counter-based pointers, and a smart replica read/write control unit. The proposed FIFO is implemented to achieve a minimum operating voltage of 400mV in UMC 90nm CMOS technology. The write power is 2.09W at 50kHz and the read power is 2.25W at 625kHz.

UR - http://www.scopus.com/inward/record.url?scp=84255195515&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2011.6085069

DO - 10.1109/SOCC.2011.6085069

M3 - Conference contribution

AN - SCOPUS:84255195515

SN - 9781457716164

T3 - International System on Chip Conference

SP - 19

EP - 23

BT - Proceedings - IEEE International SOC Conference, SOCC 2011

Y2 - 26 September 2011 through 28 September 2011

ER -