An efficient direct 2-d transform coding ip design for mpeg-4 avc/h.264

Kuan Hung Chen, Jiun-In  Guo, Jinn Shyan Wang

Research output: Contribution to journalConference article

13 Scopus citations

Abstract

This paper proposes an efficient direct 2-D transform coding IP design for MPEG-4 AVC/H.264. The proposed direct 2-D transform coding design eliminates the data transposition registers to greatly increase the data processing rate and reduce the hardware cost. When comparing the proposed design with the existing designs, the proposed design owns over 90% higher hardware efficiency through the measure of DTUA (Data Throughput per Unit Area) for computing the multi-transform in MPEG-4 AVC/H.264. By using a 0.18-μm CMOS technology, the optimum operating clock frequency of the proposed multitransform design is 100 MHz, which achieves 800M pixels/sec data throughput rate with the area cost of 6482 gates. Moreover, the proposed design balances the I/O data rate and processing rate through an interlaced I/O schedule.

Original languageEnglish
Article number1465636
Pages (from-to)4517-4520
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
DOIs
StatePublished - 1 Dec 2005
EventIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
Duration: 23 May 200526 May 2005

Fingerprint Dive into the research topics of 'An efficient direct 2-d transform coding ip design for mpeg-4 avc/h.264'. Together they form a unique fingerprint.

  • Cite this