An area and power efficient frame synchronizer for 480Mb/s OFDM-based UWB system

Wei Che Chang*, Lin Hung Chen, Wan Chun Liao, Hsuan Yu Liu, Chen-Yi Lee

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

A novel frame synchronizer is proposed for OFDM-based UWB system. Integrating the improved matched filters and dynamic threshold design, the proposed design can reduce 65% area and 58% power with an acceptable performance loss. It can achieve 528MS/s throughput for 480Mb/s UWB system in 0.18μm CMOS process.

Original languageEnglish
Title of host publication2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
Pages84-87
Number of pages4
DOIs
StatePublished - 1 Dec 2005
Event2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT) - Hsinchu, Taiwan
Duration: 27 Apr 200529 Apr 2005

Publication series

Name2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
Volume2005

Conference

Conference2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)
CountryTaiwan
CityHsinchu
Period27/04/0529/04/05

Fingerprint Dive into the research topics of 'An area and power efficient frame synchronizer for 480Mb/s OFDM-based UWB system'. Together they form a unique fingerprint.

  • Cite this

    Chang, W. C., Chen, L. H., Liao, W. C., Liu, H. Y., & Lee, C-Y. (2005). An area and power efficient frame synchronizer for 480Mb/s OFDM-based UWB system. In 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT) (pp. 84-87). [1500025] (2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT); Vol. 2005). https://doi.org/10.1109/VDAT.2005.1500025