An algorithm for calculating the lower confidence bounds of CPU and CPL with application to low-drop-out linear regulators

W.l. Pearn*, Ming Hung Shu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

18 Scopus citations

Abstract

In assessing the performance of normal stable manufacturing processes with one-sided specification limits, process capability indices CPU and CPL have been widely used to measure the process capability. The purpose of this paper is to develop an algorithm to compute the lower confidence bounds on CPU and CPL using the UMVUEs of CPU and CPL. The lower confidence bound presents a measure on the minimum capability of the process based on the sample data. We also provide tables for the engineers/practitioners to use in measuring their processes. A real-world example taken from a microelectronics device manufacturing process is investigated to illustrate the applicability of the algorithm. Implementation of the existing statistical theory for capability assessment fills the gap between the theoretical development and the in-plant applications.

Original languageEnglish
Pages (from-to)495-502
Number of pages8
JournalMicroelectronics Reliability
Volume43
Issue number3
DOIs
StatePublished - 1 Mar 2003

Fingerprint Dive into the research topics of 'An algorithm for calculating the lower confidence bounds of C<sub>PU</sub> and C<sub>PL</sub> with application to low-drop-out linear regulators'. Together they form a unique fingerprint.

Cite this