ALTO: An iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping

Juinn-Dar Huang, Jing Yang Jou, Wen Zen Shen

Research output: Contribution to journalArticlepeer-review

15 Scopus citations

Abstract

In this paper, we propose an iterative area/performance tradeoff algorithm for look-up table (LUT)-based field programmable gate array (FPGA) technology mapping. First, it finds an area-optimized, performance-considered initial network by a modified area optimization technique. Then, an iterative algorithm consisting of several resynthesizing techniques is applied to trade the area for the performance in the network gracefully. Experimental results show that this approach can efficiently provide a complete set of mapping solutions from the area-optimized one to the performance-optimized one for the given design. Furthermore, these two extreme solutions produced by our algorithm outperform the results provided by most existing algorithms. Therefore, our algorithm is very useful for the timing-driven, LUT-based FPGA synthesis.

Original languageEnglish
Pages (from-to)392-400
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume8
Issue number4
DOIs
StatePublished - 1 Aug 2000

Fingerprint Dive into the research topics of 'ALTO: An iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping'. Together they form a unique fingerprint.

Cite this