Yield is defined as the probability that the circuit under consideration meets with the design specification within the tolerance. Placement with higher correlation coefficients has fewer mismatches and lower variation of capacitor ratio, thus achieving higher yield performance. This study presents a new optimization criterion that quickly determines if the placement is optimal. The optimization criterion leads to the development of the concepts of C-entries and partitioned subarrays which can significantly reduce the searching space for finding the optimal/near-optimal placements on a sufficiently large array size.
|Journal||ACM Transactions on Design Automation of Electronic Systems|
|State||Published - Dec 2013|
- Design; Algorithms; Performance; Mismatch; common centroid; spatial correlation; process variation; variance of ratio; placement optimization; yield enhancement