Accurate performance evaluation of VLSI designs with selected CMOS process parameters

Chia Ling Chang*, Charles H.P. Wen

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


As process monitors have become vital components in modern very-large-scale integration (VSLI) designs, performance targets often determine the physical implementation of such monitors. However, as various process and environmental parameters collectively affect circuit behaviour, the design of process monitors can be difficult. In addition, process parameters from device-level models may not provide sufficient resolution in circuit-level performance. Therefore, the authors propose an intelligent novel flow for selecting dominant process parameters for evaluating performance targets such as timing and leakage. The proposed flow is applied to ISCAS'85, ISCAS'89, and IWLS'05 benchmark circuits and selects the dominant parameters in 32 and 45 nm complementary metal-oxide-semiconductor (CMOS) technologies. Through this flow, the authors identify the supply voltage, temperature, gate-oxide thickness, and effective gate length as the four dominant factors for timing and leakage. Experimental results show that the suggested process parameters achieve high evaluation accuracy (<3% errors in timing and <1% errors in leakage on average) in the benchmark circuits. Therefore, the proposed flow can select dominant parameters for performance targets, and the four determined factors can be used to accurately evaluate timing and leakage in 32 and 45 nm CMOS technologies.

Original languageEnglish
Pages (from-to)116-123
Number of pages8
JournalIET Circuits, Devices and Systems
Issue number1
StatePublished - 1 Jan 2018

Fingerprint Dive into the research topics of 'Accurate performance evaluation of VLSI designs with selected CMOS process parameters'. Together they form a unique fingerprint.

Cite this