A wideband digital frequency synthesizer

Yi Chuan Liu, Chung Cheng Wang, Terng-Yin Hsu, Chen-Yi Lee

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

With the rapid advance in CMOS technology, the trend of the VLSI then towards system-on-chip (SOC) where design methodology, cost, and turnaround time are major issues. Concepts of intellectual property (IP) are then proposed to fit for SOC designs. Based on a DFS controller IP, a wideband digital frequency synthesizer (DFS) is proposed to fit in with the wireless LAN applications, which provides low cost and efficient design periods. A 2-stage voltage-controlled oscillator (VCO) is designed to achieve the system requirements and generates such a high-speed frequency. Its output frequency range can be from 465 MHz to 2.635 GHz with double 3.0-V supplies. Besides, a novel cell-based digital-to-voltage converter (DVC) is also proposed to solve the interface between the DFS controller IP and the VCO. The wideband DFS is fabricated in 0.35-um SPQM CMOS technology.

Original languageEnglish
Title of host publicationISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages710-713
Number of pages4
DOIs
StatePublished - 1 Dec 2001
Event2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia
Duration: 6 May 20019 May 2001

Publication series

NameISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Volume4

Conference

Conference2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
CountryAustralia
CitySydney, NSW
Period6/05/019/05/01

Fingerprint Dive into the research topics of 'A wideband digital frequency synthesizer'. Together they form a unique fingerprint.

Cite this