A unified analog synthesis approach considering parasitic effects and process variations

Yen Lung Chen*, Chien-Nan Liu

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingChapterpeer-review

1 Scopus citations

Abstract

Manually designing the analog/RF and power circuits to meet requirements is often considered a difficult task that takes a lot of time. Several automatic circuit-sizing approaches have been proposed for typical analog circuits to solve this bottleneck, but the performance and yield is unexpected if the non-ideal effects are not considered. In this chapter, an equation-based automatic synthesis approach for analog circuits is proposed. The layout-induced parasitic effects and process variations are also considered simultaneously to guarantee the circuit performance after manufacturing. As shown in the experimental results, the proposed approach successfully solves the unreachable specification in previous work and keeps the performance and yield of the generated circuit even in post-layout simulations. The incurred hardware overhead is also reduced by using the proposed unified approach, which demonstrates the feasibility and efficiency of this approach.

Original languageEnglish
Title of host publicationPerformance Optimization Techniques in Analog, Mixed-Signal, and Radio-Frequency Circuit Design
PublisherIGI Global
Pages55-70
Number of pages16
ISBN (Electronic)9781466666283
ISBN (Print)1466666277, 9781466666276
DOIs
StatePublished - 31 Oct 2014

Fingerprint Dive into the research topics of 'A unified analog synthesis approach considering parasitic effects and process variations'. Together they form a unique fingerprint.

Cite this