A two-level pipelined systolic array chip for computing the discrete cosine transform

Jiun-In Guo, Chi Min Liu, Chein Wei Jen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint Dive into the research topics of 'A two-level pipelined systolic array chip for computing the discrete cosine transform'. Together they form a unique fingerprint.

Physics & Astronomy

Chemical Compounds

Engineering & Materials Science