A three-terminal band-trap-band tunneling model for drain engineering and substrate bias effect on GIDL in MOSFET

Jyh-Chyurn Guo*, Yuan Chang Liu, M. H. Chou, M. T. Wang, F. Shone

*Corresponding author for this work

Research output: Contribution to journalArticle

22 Scopus citations

Abstract

A new three-terminal partial band-trap-band tunneling (BTB) model is proposed to predict the drain engineering effect and substrate bias effect on gate-induced-drain-leakage (GIDL) characteristics for virgin devices free from electric stress. The lateral field EL and the ratio of lateral field w.r.t. total field e (EL IE) are two key factors responsible for the tunneling barrier lowering and the enhancement of GIDL. The principle to suppress GIDL are two-fold: the first one is to eliminate process induced intrinsic interface states and the second one is to minimize EL and EL l E by using drain engineering or changing bias conditions such as applying forward substrate biases.

Original languageEnglish
Pages (from-to)1518-1523
Number of pages6
JournalIEEE Transactions on Electron Devices
Volume45
Issue number7
DOIs
StatePublished - 1 Dec 1998

Keywords

  • Band-to-band tunneling
  • Drain engineering
  • GIDL

Fingerprint Dive into the research topics of 'A three-terminal band-trap-band tunneling model for drain engineering and substrate bias effect on GIDL in MOSFET'. Together they form a unique fingerprint.

Cite this