A Sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters

Tsan Wen Chen; Ping Yuan Tsai; Jui Yuan Yu; Chen-Yi Lee

doi:10.1109/ASSCC.2010.5716592

A Sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters

Tsan Wen Chen^*, Ping Yuan Tsai, Jui Yuan Yu, Chen-Yi Lee

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

4 Scopus citations

Abstract

This paper presents a sub-mW all-digital signal component separator (SCS) with a novel branch mismatch compensation scheme for OFDM LINC transmitters, including a phase calculator and a digital-control phase shifter (DCPS) pair. This chip is manufactured in 90nm standard CMOS process with active area 0.06mm². The DCPS can generate phase-modulated signal at IF 100MHz with 8-bit resolution and RMS error 9.33ps (0.34°). The phase calculation can be operated with maximum 50MHz speed at 0.5V supply voltage, resulting in 73.88% power reduction, and the overall SCS power is only 949.5μW. With the aid of this SCS, the branch mismatch compensation scheme provides 0.02dB gain and 0.15° phase fine-tune resolution. The system EVM with 64-QAM OFDM signals is -29.81dB, and the spectrum can pass the mask test of IEEE 802.11a.

Original language	English
Title of host publication	2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010
Pages	209-212
Number of pages	4
DOIs	https://doi.org/10.1109/ASSCC.2010.5716592
State	Published - 1 Dec 2010
Event	2010 6th IEEE Asian Solid-State Circuits Conference, A-SSCC 2010 - Beijing, China Duration: 8 Nov 2010 → 10 Nov 2010

Publication series

Name	2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010

Conference

Conference	2010 6th IEEE Asian Solid-State Circuits Conference, A-SSCC 2010
Country	China
City	Beijing
Period	8/11/10 → 10/11/10

Access to Document

10.1109/ASSCC.2010.5716592

Link to publication in Scopus

Fingerprint Dive into the research topics of 'A Sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters'. Together they form a unique fingerprint.

Cite this

@inproceedings{5c724ec40a0b4b1a8e6cdb3fbee048cb,

title = "A Sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters",

abstract = "This paper presents a sub-mW all-digital signal component separator (SCS) with a novel branch mismatch compensation scheme for OFDM LINC transmitters, including a phase calculator and a digital-control phase shifter (DCPS) pair. This chip is manufactured in 90nm standard CMOS process with active area 0.06mm2. The DCPS can generate phase-modulated signal at IF 100MHz with 8-bit resolution and RMS error 9.33ps (0.34°). The phase calculation can be operated with maximum 50MHz speed at 0.5V supply voltage, resulting in 73.88% power reduction, and the overall SCS power is only 949.5μW. With the aid of this SCS, the branch mismatch compensation scheme provides 0.02dB gain and 0.15° phase fine-tune resolution. The system EVM with 64-QAM OFDM signals is -29.81dB, and the spectrum can pass the mask test of IEEE 802.11a.",

author = "Chen, {Tsan Wen} and Tsai, {Ping Yuan} and Yu, {Jui Yuan} and Chen-Yi Lee",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/ASSCC.2010.5716592",

language = "English",

isbn = "9781424482979",

series = "2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010",

pages = "209--212",

booktitle = "2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010",

note = "null ; Conference date: 08-11-2010 Through 10-11-2010",

}

Chen, TW, Tsai, PY, Yu, JY & Lee, C-Y 2010, A Sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters. in 2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010., 5716592, 2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010, pp. 209-212, 2010 6th IEEE Asian Solid-State Circuits Conference, A-SSCC 2010, Beijing, China, 8/11/10. https://doi.org/10.1109/ASSCC.2010.5716592

A Sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters. / Chen, Tsan Wen; Tsai, Ping Yuan; Yu, Jui Yuan; Lee, Chen-Yi.

2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010. 2010. p. 209-212 5716592 (2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A Sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters

AU - Chen, Tsan Wen

AU - Tsai, Ping Yuan

AU - Yu, Jui Yuan

AU - Lee, Chen-Yi

PY - 2010/12/1

Y1 - 2010/12/1

N2 - This paper presents a sub-mW all-digital signal component separator (SCS) with a novel branch mismatch compensation scheme for OFDM LINC transmitters, including a phase calculator and a digital-control phase shifter (DCPS) pair. This chip is manufactured in 90nm standard CMOS process with active area 0.06mm2. The DCPS can generate phase-modulated signal at IF 100MHz with 8-bit resolution and RMS error 9.33ps (0.34°). The phase calculation can be operated with maximum 50MHz speed at 0.5V supply voltage, resulting in 73.88% power reduction, and the overall SCS power is only 949.5μW. With the aid of this SCS, the branch mismatch compensation scheme provides 0.02dB gain and 0.15° phase fine-tune resolution. The system EVM with 64-QAM OFDM signals is -29.81dB, and the spectrum can pass the mask test of IEEE 802.11a.

AB - This paper presents a sub-mW all-digital signal component separator (SCS) with a novel branch mismatch compensation scheme for OFDM LINC transmitters, including a phase calculator and a digital-control phase shifter (DCPS) pair. This chip is manufactured in 90nm standard CMOS process with active area 0.06mm2. The DCPS can generate phase-modulated signal at IF 100MHz with 8-bit resolution and RMS error 9.33ps (0.34°). The phase calculation can be operated with maximum 50MHz speed at 0.5V supply voltage, resulting in 73.88% power reduction, and the overall SCS power is only 949.5μW. With the aid of this SCS, the branch mismatch compensation scheme provides 0.02dB gain and 0.15° phase fine-tune resolution. The system EVM with 64-QAM OFDM signals is -29.81dB, and the spectrum can pass the mask test of IEEE 802.11a.

UR - http://www.scopus.com/inward/record.url?scp=79952834845&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2010.5716592

DO - 10.1109/ASSCC.2010.5716592

M3 - Conference contribution

AN - SCOPUS:79952834845

SN - 9781424482979

T3 - 2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010

SP - 209

EP - 212

BT - 2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010

Y2 - 8 November 2010 through 10 November 2010

ER -