A SOC Design of ORICA-based Highly Effective Real-time Multi-channel EEG System

Yun Lung Ho, Yu De Huang, Kai Yen Wang, Wai Chi Fang

Research output: Contribution to journalArticlepeer-review

Abstract

Independent component analysis (ICA) has been wildly used to improve EEG based application such as brain computer interface (BCI). However, some well know ICA algorithm, such as Infomax ICA, suffering from the problem of convergence latency and make it hard to be apply on real-time application. This paper proposes a highly efficient chip implementation of multi-channel EEG real-time system based on online recursive independent component analysis algorithm (ORICA). The core size of the chip is 1.5525-mm2 using 28nm CMOS technology. The EEG demonstration board will be implemented with the ORICA chip. The operation frequency and power consumption of the chip are 100 MHz and 17.9 mW respectively. The proposed chip was validated with a real-time circuit integrated system and the average correlation coefficient between simulations results and chip processing results is 0.958.

Fingerprint Dive into the research topics of 'A SOC Design of ORICA-based Highly Effective Real-time Multi-channel EEG System'. Together they form a unique fingerprint.

Cite this