A S/H interpolator for oversampling D/A converters

Chung-Yu Wu; Yie Yuan Shieu; Tsai Chung Yu

doi:10.1109/ISCAS.1992.230117

A S/H interpolator for oversampling D/A converters

Chung-Yu Wu, Yie Yuan Shieu, Tsai Chung Yu

Department of Electronics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

A new S/H interpolator for oversampling converters is proposed where the filter coefficients are linearly combined to form the symmetric terms. It is verified that the hardware implementation is efficient due to the decreased multiplier rate and compact digital circuits. These lead to the decrease of the coupled noise, so that the performance of the analog front-end circuits in oversampling D/A converters is not degraded.

Original language	English
Title of host publication	1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	613-616
Number of pages	4
ISBN (Electronic)	0780305930
DOIs	https://doi.org/10.1109/ISCAS.1992.230117
State	Published - 1 Jan 1992
Event	1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992 - San Diego, United States Duration: 10 May 1992 → 13 May 1992

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	2
ISSN (Print)	0271-4310

Conference

Conference	1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
Country	United States
City	San Diego
Period	10/05/92 → 13/05/92

Access to Document

10.1109/ISCAS.1992.230117

Fingerprint Dive into the research topics of 'A S/H interpolator for oversampling D/A converters'. Together they form a unique fingerprint.

Cite this

@inproceedings{57b985200539410485c7a2de4ffa3dc3,

title = "A S/H interpolator for oversampling D/A converters",

abstract = "A new S/H interpolator for oversampling converters is proposed where the filter coefficients are linearly combined to form the symmetric terms. It is verified that the hardware implementation is efficient due to the decreased multiplier rate and compact digital circuits. These lead to the decrease of the coupled noise, so that the performance of the analog front-end circuits in oversampling D/A converters is not degraded.",

author = "Chung-Yu Wu and Shieu, {Yie Yuan} and Yu, {Tsai Chung}",

year = "1992",

month = jan,

day = "1",

doi = "10.1109/ISCAS.1992.230117",

language = "English",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "613--616",

booktitle = "1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992",

address = "United States",

note = "null ; Conference date: 10-05-1992 Through 13-05-1992",

}

Wu, C-Y, Shieu, YY & Yu, TC 1992, A S/H interpolator for oversampling D/A converters. in 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992., 230117, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2, Institute of Electrical and Electronics Engineers Inc., pp. 613-616, 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992, San Diego, United States, 10/05/92. https://doi.org/10.1109/ISCAS.1992.230117

A S/H interpolator for oversampling D/A converters. / Wu, Chung-Yu; Shieu, Yie Yuan; Yu, Tsai Chung.

1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc., 1992. p. 613-616 230117 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A S/H interpolator for oversampling D/A converters

AU - Wu, Chung-Yu

AU - Shieu, Yie Yuan

AU - Yu, Tsai Chung

PY - 1992/1/1

Y1 - 1992/1/1

N2 - A new S/H interpolator for oversampling converters is proposed where the filter coefficients are linearly combined to form the symmetric terms. It is verified that the hardware implementation is efficient due to the decreased multiplier rate and compact digital circuits. These lead to the decrease of the coupled noise, so that the performance of the analog front-end circuits in oversampling D/A converters is not degraded.

AB - A new S/H interpolator for oversampling converters is proposed where the filter coefficients are linearly combined to form the symmetric terms. It is verified that the hardware implementation is efficient due to the decreased multiplier rate and compact digital circuits. These lead to the decrease of the coupled noise, so that the performance of the analog front-end circuits in oversampling D/A converters is not degraded.

UR - http://www.scopus.com/inward/record.url?scp=85067355153&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.1992.230117

DO - 10.1109/ISCAS.1992.230117

M3 - Conference contribution

AN - SCOPUS:85067355153

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 613

EP - 616

BT - 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 10 May 1992 through 13 May 1992

ER -

A S/H interpolator for oversampling D/A converters

Abstract

Publication series

Conference

Access to Document

Other files and links

Cite this