A self-calibrate all-digital 3Gbps SATA driver design

Hsin Wen Wang*, Hung Wen Lu, Chau-Chin Su

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

This paper presents an all digital Low Voltage Differential Signal (LVDS) driver for Serial-ATA (SATA-II) with simultaneous switching noise (SSN) reduction capability. An auto calibration mechanism is included to deal with the process and environmental variation. The chip is implemented using TSMC 0.18-μm 1P6M CMOS technology. The core area is 350×350 μ m 2. The transmitter operates at 3 Gbps under a 1.8V power supply and consumes 11mW of power.

Original languageEnglish
Title of host publication2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005
PublisherIEEE Computer Society
Pages57-60
Number of pages4
ISBN (Print)0780391624, 9780780391628
DOIs
StatePublished - 1 Nov 2005
Event1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005 - Hsinchu, Taiwan
Duration: 1 Nov 20053 Nov 2005

Publication series

Name2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005

Conference

Conference1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005
CountryTaiwan
CityHsinchu
Period1/11/053/11/05

Fingerprint Dive into the research topics of 'A self-calibrate all-digital 3Gbps SATA driver design'. Together they form a unique fingerprint.

Cite this