A scalable power modeling approach for embedded memory using LIB format

Wen Tsan Hsieh*, Chi Chia Yu, Chien-Nan Liu, Yi Fang Chiu

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this work, we develop two methods to improve the accuracy of memory power estimation. Our enhanced memory power model can consider not only the operation mode of memory access, but also the address switching effect and the scaling factors that use the information of physical architecture. The proposed approach is very useful to be combined with memory compiler to generate accurate power model for any specified memory size without extra characterization costs, Then the proposed dummy modular approach can link our enhanced memory power model into commercial power estimation flow smoothly. The experimental results have shown that the average error of our memory power model is only less than 5%.

Original languageEnglish
Title of host publicationIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings
PublisherSpringer Verlag
Pages543-552
Number of pages10
ISBN (Print)3540390944, 9783540390947
DOIs
StatePublished - 1 Jan 2006
Event16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006 - Montpellier, France
Duration: 13 Sep 200615 Sep 2006

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume4148 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Conference

Conference16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006
CountryFrance
CityMontpellier
Period13/09/0615/09/06

Fingerprint Dive into the research topics of 'A scalable power modeling approach for embedded memory using LIB format'. Together they form a unique fingerprint.

  • Cite this

    Hsieh, W. T., Yu, C. C., Liu, C-N., & Chiu, Y. F. (2006). A scalable power modeling approach for embedded memory using LIB format. In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings (pp. 543-552). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4148 LNCS). Springer Verlag. https://doi.org/10.1007/11847083_53