A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS

Yi Ping Su; Yu Huei Lee; Wei Chung Chen; Ke-Horng Chen; Ying Hsi Lin; Tsung Yen Tsai; Chen Chih Huang; Chao Cheng Lee

A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS

Yi Ping Su, Yu Huei Lee, Wei Chung Chen, Ke-Horng Chen, Ying Hsi Lin, Tsung Yen Tsai, Chen Chih Huang, Chao Cheng Lee

Department of Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

A pseudo-noise coded constant-off-time (PNC-COT) controlled switching converter is proposed in the power module to provide fast envelope tracking and reduced voltage ripple of the supply for radio-frequency power amplifier. The proposed spread spectrum frequency controller (SSFC) conquers the difficulty in spread spectrum realization for the COT control owing to the lack of clock signal. With pseudo-noise coded controlled, low electromagnetic interference is accomplished by softly spreading the switching frequency. Thus, fast voltage tracking, highest 92% efficiency, 35 mV voltage ripple and a 18.7 dBm peak spur reduction can be achieved in a fabricated SS embedded power module with an active area of 0.476mm² in 40nm CMOS process.

Original language	English
Title of host publication	2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers
State	Published - 17 Sep 2013
Event	2013 Symposium on VLSI Circuits, VLSIC 2013 - Kyoto, Japan Duration: 12 Jun 2013 → 14 Jun 2013

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Conference

Conference	2013 Symposium on VLSI Circuits, VLSIC 2013
Country	Japan
City	Kyoto
Period	12/06/13 → 14/06/13

Fingerprint Dive into the research topics of 'A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS'. Together they form a unique fingerprint.

Cite this

Su, Y. P., Lee, Y. H., Chen, W. C., Chen, K-H., Lin, Y. H., Tsai, T. Y., Huang, C. C., & Lee, C. C. (2013). A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS. In 2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers [6578651] (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Su, Yi Ping ; Lee, Yu Huei ; Chen, Wei Chung ; Chen, Ke-Horng ; Lin, Ying Hsi ; Tsai, Tsung Yen ; Huang, Chen Chih ; Lee, Chao Cheng. / A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS. 2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers. 2013. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

@inproceedings{0f77db562e14497aaa57c4321eeb7999,

title = "A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS",

abstract = "A pseudo-noise coded constant-off-time (PNC-COT) controlled switching converter is proposed in the power module to provide fast envelope tracking and reduced voltage ripple of the supply for radio-frequency power amplifier. The proposed spread spectrum frequency controller (SSFC) conquers the difficulty in spread spectrum realization for the COT control owing to the lack of clock signal. With pseudo-noise coded controlled, low electromagnetic interference is accomplished by softly spreading the switching frequency. Thus, fast voltage tracking, highest 92% efficiency, 35 mV voltage ripple and a 18.7 dBm peak spur reduction can be achieved in a fabricated SS embedded power module with an active area of 0.476mm2 in 40nm CMOS process.",

author = "Su, {Yi Ping} and Lee, {Yu Huei} and Chen, {Wei Chung} and Ke-Horng Chen and Lin, {Ying Hsi} and Tsai, {Tsung Yen} and Huang, {Chen Chih} and Lee, {Chao Cheng}",

year = "2013",

month = sep,

day = "17",

language = "English",

isbn = "9784863483484",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

booktitle = "2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers",

note = "null ; Conference date: 12-06-2013 Through 14-06-2013",

}

Su, YP, Lee, YH, Chen, WC, Chen, K-H, Lin, YH, Tsai, TY, Huang, CC & Lee, CC 2013, A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS. in 2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers., 6578651, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, 2013 Symposium on VLSI Circuits, VLSIC 2013, Kyoto, Japan, 12/06/13.

A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS. / Su, Yi Ping; Lee, Yu Huei; Chen, Wei Chung; Chen, Ke-Horng; Lin, Ying Hsi; Tsai, Tsung Yen; Huang, Chen Chih; Lee, Chao Cheng.

2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers. 2013. 6578651 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS

AU - Su, Yi Ping

AU - Lee, Yu Huei

AU - Chen, Wei Chung

AU - Chen, Ke-Horng

AU - Lin, Ying Hsi

AU - Tsai, Tsung Yen

AU - Huang, Chen Chih

AU - Lee, Chao Cheng

PY - 2013/9/17

Y1 - 2013/9/17

N2 - A pseudo-noise coded constant-off-time (PNC-COT) controlled switching converter is proposed in the power module to provide fast envelope tracking and reduced voltage ripple of the supply for radio-frequency power amplifier. The proposed spread spectrum frequency controller (SSFC) conquers the difficulty in spread spectrum realization for the COT control owing to the lack of clock signal. With pseudo-noise coded controlled, low electromagnetic interference is accomplished by softly spreading the switching frequency. Thus, fast voltage tracking, highest 92% efficiency, 35 mV voltage ripple and a 18.7 dBm peak spur reduction can be achieved in a fabricated SS embedded power module with an active area of 0.476mm2 in 40nm CMOS process.

AB - A pseudo-noise coded constant-off-time (PNC-COT) controlled switching converter is proposed in the power module to provide fast envelope tracking and reduced voltage ripple of the supply for radio-frequency power amplifier. The proposed spread spectrum frequency controller (SSFC) conquers the difficulty in spread spectrum realization for the COT control owing to the lack of clock signal. With pseudo-noise coded controlled, low electromagnetic interference is accomplished by softly spreading the switching frequency. Thus, fast voltage tracking, highest 92% efficiency, 35 mV voltage ripple and a 18.7 dBm peak spur reduction can be achieved in a fabricated SS embedded power module with an active area of 0.476mm2 in 40nm CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=84883830104&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84883830104

SN - 9784863483484

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

BT - 2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers

Y2 - 12 June 2013 through 14 June 2013

ER -

A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS

Abstract

Publication series

Conference

Other files and links

Cite this