A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS

Yi Ping Su, Yu Huei Lee, Wei Chung Chen, Ke-Horng Chen, Ying Hsi Lin, Tsung Yen Tsai, Chen Chih Huang, Chao Cheng Lee

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

A pseudo-noise coded constant-off-time (PNC-COT) controlled switching converter is proposed in the power module to provide fast envelope tracking and reduced voltage ripple of the supply for radio-frequency power amplifier. The proposed spread spectrum frequency controller (SSFC) conquers the difficulty in spread spectrum realization for the COT control owing to the lack of clock signal. With pseudo-noise coded controlled, low electromagnetic interference is accomplished by softly spreading the switching frequency. Thus, fast voltage tracking, highest 92% efficiency, 35 mV voltage ripple and a 18.7 dBm peak spur reduction can be achieved in a fabricated SS embedded power module with an active area of 0.476mm2 in 40nm CMOS process.

Original languageEnglish
Title of host publication2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers
StatePublished - 17 Sep 2013
Event2013 Symposium on VLSI Circuits, VLSIC 2013 - Kyoto, Japan
Duration: 12 Jun 201314 Jun 2013

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers

Conference

Conference2013 Symposium on VLSI Circuits, VLSIC 2013
CountryJapan
CityKyoto
Period12/06/1314/06/13

Fingerprint Dive into the research topics of 'A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS'. Together they form a unique fingerprint.

Cite this