A parameterized low power design for the variable-length discrete Fourier transform using dynamic pipelining

Jiun-In  Guo*, Chih Da Chien, Chien Chang Lin

*Corresponding author for this work

Research output: Contribution to journalConference article

Abstract

This paper presents a parameterized low power design for the one-dimensional discrete Fourier transform (DFT) of variable lengths. By combining the cyclic convolution formulation, block-based distributed arithmetic, dynamic pipeline technique, and Cooley-Tukey decomposition together, we have developed a parameterized hardware design for the DFT of variable lengths ranging from 256 to 4096 points and with different modes of performance, which facilitates the performance-driven design considerations in terms of power consumption and processing speeds. This feature is beneficial to developing a parameterized DFT Intellectual Property (IP) core for meeting the system requirements of different silicon-on-a-chip applications as compared with the existing fixed length DFT designs.

Original languageEnglish
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume5
DOIs
StatePublished - 14 Jul 2003
EventProceedings of the 2003 IEEE International Symposium on Circuits and Systems - Bangkok, Thailand
Duration: 25 May 200328 May 2003

Fingerprint Dive into the research topics of 'A parameterized low power design for the variable-length discrete Fourier transform using dynamic pipelining'. Together they form a unique fingerprint.

Cite this