A novel non-volatile memory cell using a gated-diode structure with a trapping-nitride storage layer

W. J. Tsai, T. F. Ou, H. L. Kao, E. K. Lat, Y. Y. Liao, C. C. Yeh, Ta-Hui Wang, Joseph Ku, Chih Yuan Lu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Abstract

A novel trapping-nitride-based non-volatile memory cell by using a gated-diode structure is proposed. Fowler-Nordheim (FN) electron injection and band-to-band-tunneling induced hot-hole (BTBT HH) injection are utilized as the erase and program methods, respectively. BTBT current modulated by the trapped charges is the sensing signal to distinguish the cell's bit state. This cell structure overcomes the channel-length related drawbacks in convention field-effect-transistor (FET)-based cells. Furthermore, its array architecture and bias methods can relieve the complex word-line (WL) bias schemes and program-inhibit techniques used in NAND-type arrays. Good program/erase characteristics and reliability are also presented.

Original languageEnglish
Title of host publication2006 Symposium on VLSI Technology, VLSIT - Digest of Technical Papers
Pages42-43
Number of pages2
DOIs
StatePublished - 1 Dec 2006
Event2006 Symposium on VLSI Technology, VLSIT - Honolulu, HI, United States
Duration: 13 Jun 200615 Jun 2006

Publication series

NameDigest of Technical Papers - Symposium on VLSI Technology
ISSN (Print)0743-1562

Conference

Conference2006 Symposium on VLSI Technology, VLSIT
CountryUnited States
CityHonolulu, HI
Period13/06/0615/06/06

Keywords

  • Band-to-band-tunneling current
  • Gated-diode
  • Trapped-charge non-volatile memory

Fingerprint Dive into the research topics of 'A novel non-volatile memory cell using a gated-diode structure with a trapping-nitride storage layer'. Together they form a unique fingerprint.

  • Cite this

    Tsai, W. J., Ou, T. F., Kao, H. L., Lat, E. K., Liao, Y. Y., Yeh, C. C., Wang, T-H., Ku, J., & Lu, C. Y. (2006). A novel non-volatile memory cell using a gated-diode structure with a trapping-nitride storage layer. In 2006 Symposium on VLSI Technology, VLSIT - Digest of Technical Papers (pp. 42-43). [1705207] (Digest of Technical Papers - Symposium on VLSI Technology). https://doi.org/10.1109/VLSIT.2006.1705207