A novel driving method for high-performance amorphous silicon gate driver circuits in flat panel display industry

Chien Hsueh Chiang, Yi-ming Li*

*Corresponding author for this work

Research output: Contribution to journalArticle

6 Scopus citations

Abstract

In this study, we report a novel driving method to operate the amorphous silicon gate (ASG) driver circuits in flat panel display. The principal modification is to change the type of the clock signals to two low levels in the ASG circuit. The proposed ASG driver circuit has been implemented using a five-mask amorphous silicon process for thin-film transistors. The fall time of the output in the tested ASG circuit with the novel driving method is about 30% shorter than that with the conventional driving method. Moreover, the minimum operation high voltage keeps the same level of the ASG circuit with the new clock driving. Notably, the proposed driving method causes merely 5.5% increment of the power consumption, compared with the conventional one.

Original languageEnglish
Article number7462993
Pages (from-to)1051-1056
Number of pages6
JournalJournal of Display Technology
Volume12
Issue number10
DOIs
StatePublished - Oct 2016

Keywords

  • Amorphous silicon gate (ASG) driver
  • clock
  • driving method
  • fall time
  • flat panel display (FPD)
  • minimum operation high voltage
  • performance
  • power

Fingerprint Dive into the research topics of 'A novel driving method for high-performance amorphous silicon gate driver circuits in flat panel display industry'. Together they form a unique fingerprint.

Cite this