A New Vertical Double Diffused MOSFET—The Self-Aligned Terraced-Gate MOSFET

Daisuke Ueda, Hiromitsu Takagi, Gota Kano

Research output: Contribution to journalArticlepeer-review

17 Scopus citations

Abstract

A new power MOSFET structure with a Self-aligned Terraced Gate (STGMOSFET) is demonstrated. The unique gate structure of the STGMOSFET reduces the parasitic gate capacitances, resulting in improved high-frequency performance. The STGMOSFET structure was used to design a 3.5 mm X 3.5 mm transistor. This chip had an on-resistance of 2.3 n and a 500-V source- drain breakdown voltage. It exhibited excellent high-frequency performance with a cut-off frequency of 100 MHz, and rise and fall times of 5 and 20 nS, respectively.

Original languageEnglish
Pages (from-to)416-420
Number of pages5
JournalIEEE Transactions on Electron Devices
Volume31
Issue number4
DOIs
StatePublished - 1 Jan 1984

Fingerprint Dive into the research topics of 'A New Vertical Double Diffused MOSFET—The Self-Aligned Terraced-Gate MOSFET'. Together they form a unique fingerprint.

Cite this