A new analog implementation of the Kohonen neural network

Chung-Yu Wu, Wen Kai Kuo

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

In this paper, a new circuit implementation of the Kohonen neural networks is proposed. A novel winner-take-all circuit is developed and digital counters are used to store and update the weights. An experimental chip of this system has been fabricated by 1.2um CMOS technology. A architecture is also proposed for these chips to be combined together to form a larger net.

Original languageEnglish
Title of host publication1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993 - Proceedings of Technical Papers
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages262-266
Number of pages5
ISBN (Electronic)0780309782
DOIs
StatePublished - 1 Jan 1993
Event1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993 - Taipei, Taiwan
Duration: 12 May 199314 May 1993

Publication series

NameInternational Symposium on VLSI Technology, Systems, and Applications, Proceedings
ISSN (Print)1930-8868

Conference

Conference1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993
CountryTaiwan
CityTaipei
Period12/05/9314/05/93

Fingerprint Dive into the research topics of 'A new analog implementation of the Kohonen neural network'. Together they form a unique fingerprint.

Cite this