A mismatch compensation circuit for CMOS quadrature VCO phase error

Han Jian Lee*, Che Sheng Chen, Wen Shen Wuen, Kuei-Ann Wen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

This paper presents an analysis of phase errors in LC quadrature VCO with a common-mode model. A mismatch compensation circuit is proposed to alleviate phase errors due to common-mode transconductance mismatch. With the compensation circuit, quardature phase errors and image rejection ration rate (IRR) are improved about 1.5 degrees and 4.7dB, respectively. The compensation circuit consumes 1.1mW.

Original languageEnglish
Title of host publication2007 International Symposium on Signals, Systems, and Electronics, URSI ISSSE 2007
Pages497-500
Number of pages4
DOIs
StatePublished - 1 Dec 2007
Event2007 International Symposium on Signals, Systems and Electronics, URSI ISSSE 2007 - Montreal, QC, Canada
Duration: 30 Jul 20072 Aug 2007

Publication series

NameConference Proceedings of the International Symposium on Signals, Systems and Electronics

Conference

Conference2007 International Symposium on Signals, Systems and Electronics, URSI ISSSE 2007
CountryCanada
CityMontreal, QC
Period30/07/072/08/07

Keywords

  • Compensation
  • Quadrature phase error
  • Voltage controlled oscillators

Fingerprint Dive into the research topics of 'A mismatch compensation circuit for CMOS quadrature VCO phase error'. Together they form a unique fingerprint.

Cite this