A micro-power two-step incremental analog-to-digital converter

Chia-Hung Chen, Yi Zhang, Tao He, Patrick Y. Chiang, Gabor C. Temes

Research output: Contribution to journalArticlepeer-review

44 Scopus citations

Abstract

Integrated sensor interface circuits require energy-efficient high-resolution data converters. This paper proposes a two-step incremental A/D converter (IADC) which extends the performance of an Nth-order IADC close to that of a (2N-1)th-order IADC. The implemented device uses the circuitry of a second-order IADC (IADC2) to achieve close to third-order SNR performance. The proposed circuit does not require very high opamp DC gain; the gain can be as low as 60 dB for 100 dB SNR data conversion. The implemented IADC achieves a measured dynamic range of 99.8 dB, and an SNDR of 91 dB for a maximum input 2.2 VPP and a bandwidth of 250 Hz. Fabricated in 65 nm CMOS, the IADC's core area is 0.2 mm2 , and it consumes only 10.7 μW. The measured FoMs are 0.76 pJ/conversion and 173.5 dB, both among the best reported results for IADCs. The measured results verify that the proposed two-step IADC is a more energy-efficient data conversion scheme than conventional high-order IADCs.

Original languageEnglish
Article number7078971
Pages (from-to)1796-1808
Number of pages13
JournalIEEE Journal of Solid-State Circuits
Volume50
Issue number8
DOIs
StatePublished - 1 Aug 2015

Keywords

  • Analog-to-digital converter (ADC)
  • chopper stabilization
  • decimation filter
  • delta sigma (Δ Σ)
  • extended-counting
  • flicker noise elimination
  • incremental data converters
  • low power
  • measurement and instrumentation
  • multi-stage noise shaping (MASH)
  • multi-step
  • sensor interface
  • time-domain signal processing
  • two step

Fingerprint Dive into the research topics of 'A micro-power two-step incremental analog-to-digital converter'. Together they form a unique fingerprint.

Cite this