A memory efficient realization of cyclic convolution and its application to discrete cosine transform

Hun Chen Chen*, Jiun-In  Guo, Chein Wei Jen

*Corresponding author for this work

Research output: Contribution to journalConference article

1 Scopus citations

Abstract

This paper presents a memory efficient design for realizing the cyclic convolution and its application to the discrete cosine transform (DCT). We adopt the way of distributed arithmetic computation, and exploit the symmetry property of DCT coefficients to merge the elements in the matrix of DCT kernel and then separate the kernel to be two perfect cyclic forms to facilitate an efficient realization of 1-D N-point DCT using (N-1)/2 adders or substractors, one small ROM module, a barrel shifter, and N-1/2+1 accumulators. The comparison results with the existing designs show that the proposed design can reduce delay-area product significantly.

Original languageEnglish
Pages (from-to)33-36
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume4
DOIs
StatePublished - 14 Jul 2003
EventProceedings of the 2003 IEEE International Symposium on Circuits and Systems - Bangkok, Thailand
Duration: 25 May 200328 May 2003

Fingerprint Dive into the research topics of 'A memory efficient realization of cyclic convolution and its application to discrete cosine transform'. Together they form a unique fingerprint.

  • Cite this