A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SoC for MIPS performance improvement

Yu Huei Lee*, Shen Yu Peng, Chao Chang Chiu, Alex Chun Hsien Wu, Ke-Horng Chen, Ying Hsi Lin, Shih Wei Wang, Tsung Yen Tsai, Chen Chih Huang, Chao Cheng Lee

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

58 Scopus citations

Abstract

A low quiescent current asynchronous digital-LDO (D-LDO) regulator integrated with a phase-locked loop (PLL)-modulated switching regulator (SWR) that achieves the near-optimum power management supply for core processor in system-on-chip (SoC). The parallel connection of the asynchronous D-LDO regulator and the ripple-based control SWR can accomplish fast-DVS (F-DVS) operation as well as high power conversion efficiency. The asynchronous D-LDO regulator controlled by bidirectional asynchronous wave pipeline realizes the F-DVS operation, which guarantees high million instructions per second (MIPS) performance of the core processor under distinct tasks. The use of a ripple-based control SWR operating with a leading phase amplifier ensures fast response and stable operation without the need for large equivalent-series- resistance, thus reducing the output voltage ripple for the enhancement of supply quality. The fabricated chip occupies 1.04 mm2 in 40 nm CMOS technology. Experimental results show that a 94% peak efficiency with a voltage tracking speed of 7.5 Vμ s as well as the improved MIPS performance by 5.6 times was achieved.

Original languageEnglish
Article number6416091
Pages (from-to)1018-1030
Number of pages13
JournalIEEE Journal of Solid-State Circuits
Volume48
Issue number4
DOIs
StatePublished - 29 Jan 2013

Keywords

  • Asynchronous digital-LDO regulator
  • bidirectional asynchronous wave pipeline
  • dynamic voltage scaling
  • hybrid operation
  • million instructions per second performance
  • power conversion efficiency
  • power module
  • ripple-based control
  • switching regulator

Fingerprint Dive into the research topics of 'A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SoC for MIPS performance improvement'. Together they form a unique fingerprint.

Cite this