A low-power design for Reed-Solomon decoders

Hsie-Chia Chang; Chen-Yi Lee

doi:10.1142/S0218126603000726

A low-power design for Reed-Solomon decoders

Hsie-Chia Chang^*, Chen-Yi Lee

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Contribution to journal › Article

1 Scopus citations

Abstract

In this paper, a low-power design for the Reed-Solomon (RS) decoder is presented. Our approach includes a novel two-stage syndrome calculator that reduces the syndrome computations by one-half, a modified Berlekamp-Massey algorithm in the key equation solver and a terminated mechanism in the Chien search circuit. The test chip for (255, 239) and (208, 192) RS decoders are implemented by 0.25 μm CMOS 1P5M and 0.35 μm CMOS SPQM standard cells, respectively. Simulation results show our approach can work successfully and achieved large reduction of power consumption on the average.

Original language	English
Pages (from-to)	159-170
Number of pages	12
Journal	Journal of Circuits, Systems and Computers
Volume	12
Issue number	2
DOIs	https://doi.org/10.1142/S0218126603000726
State	Published - 1 Apr 2003

Keywords

Berlekamp-Massey algorithm
Euclidean algorithm
Low-power design
Reed-Soloman codes
Two-stage syndrome calculator

Access to Document

10.1142/S0218126603000726

Link to publication in Scopus

Fingerprint Dive into the research topics of 'A low-power design for Reed-Solomon decoders'. Together they form a unique fingerprint.

Cite this

Chang, H-C., & Lee, C-Y. (2003). A low-power design for Reed-Solomon decoders. Journal of Circuits, Systems and Computers, 12(2), 159-170. https://doi.org/10.1142/S0218126603000726

@article{893f6a0c0daf4fa3b4c49099c37eff15,

title = "A low-power design for Reed-Solomon decoders",

abstract = "In this paper, a low-power design for the Reed-Solomon (RS) decoder is presented. Our approach includes a novel two-stage syndrome calculator that reduces the syndrome computations by one-half, a modified Berlekamp-Massey algorithm in the key equation solver and a terminated mechanism in the Chien search circuit. The test chip for (255, 239) and (208, 192) RS decoders are implemented by 0.25 μm CMOS 1P5M and 0.35 μm CMOS SPQM standard cells, respectively. Simulation results show our approach can work successfully and achieved large reduction of power consumption on the average.",

keywords = "Berlekamp-Massey algorithm, Euclidean algorithm, Low-power design, Reed-Soloman codes, Two-stage syndrome calculator",

author = "Hsie-Chia Chang and Chen-Yi Lee",

year = "2003",

month = apr,

day = "1",

doi = "10.1142/S0218126603000726",

language = "English",

volume = "12",

pages = "159--170",

journal = "Journal of Circuits, Systems and Computers",

issn = "0218-1266",

publisher = "World Scientific Publishing Co. Pte Ltd",

number = "2",

}

TY - JOUR

T1 - A low-power design for Reed-Solomon decoders

AU - Chang, Hsie-Chia

AU - Lee, Chen-Yi

PY - 2003/4/1

Y1 - 2003/4/1

N2 - In this paper, a low-power design for the Reed-Solomon (RS) decoder is presented. Our approach includes a novel two-stage syndrome calculator that reduces the syndrome computations by one-half, a modified Berlekamp-Massey algorithm in the key equation solver and a terminated mechanism in the Chien search circuit. The test chip for (255, 239) and (208, 192) RS decoders are implemented by 0.25 μm CMOS 1P5M and 0.35 μm CMOS SPQM standard cells, respectively. Simulation results show our approach can work successfully and achieved large reduction of power consumption on the average.

AB - In this paper, a low-power design for the Reed-Solomon (RS) decoder is presented. Our approach includes a novel two-stage syndrome calculator that reduces the syndrome computations by one-half, a modified Berlekamp-Massey algorithm in the key equation solver and a terminated mechanism in the Chien search circuit. The test chip for (255, 239) and (208, 192) RS decoders are implemented by 0.25 μm CMOS 1P5M and 0.35 μm CMOS SPQM standard cells, respectively. Simulation results show our approach can work successfully and achieved large reduction of power consumption on the average.

KW - Berlekamp-Massey algorithm

KW - Euclidean algorithm

KW - Low-power design

KW - Reed-Soloman codes

KW - Two-stage syndrome calculator

UR - http://www.scopus.com/inward/record.url?scp=0041942740&partnerID=8YFLogxK

U2 - 10.1142/S0218126603000726

DO - 10.1142/S0218126603000726

M3 - Article

AN - SCOPUS:0041942740

VL - 12

SP - 159

EP - 170

JO - Journal of Circuits, Systems and Computers

JF - Journal of Circuits, Systems and Computers

SN - 0218-1266

IS - 2

ER -