A LOG-EXP still image compression chip design

Sheng-Chieh Huang*, Liang Gee Chen

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

3 Scopus citations

Abstract

In this paper, a fully pipelined single chip is proposed for the LOG-EXP still image compression. The design of the LOG-EXP image compression system focus on the high compression ratio of the complex texture (e.g. benchmark image baboon) and high quality image, especially for the PSNR requirement above 36. In comparison with the JPEG compression result (bpp = 0.99 and PSNR = 26.9), this compression algorithm uses less bpp (bpp = 0.87) to get higher image quality (PSNR = 36.38) for the benchmark image baboon. The entire LOG-EXP image compression system can be implemented on a single chip to yield a clock rate of 175 MHz which allow an input rate of 30 frames per second for 1024 × 1024 color images.

Original languageEnglish
Pages (from-to)812-819
Number of pages8
JournalIEEE Transactions on Consumer Electronics
Volume45
Issue number3
DOIs
StatePublished - 1 Aug 1999

Fingerprint Dive into the research topics of 'A LOG-EXP still image compression chip design'. Together they form a unique fingerprint.

Cite this