A High-Speed, Low-Power Divide-By-4 Frequency Divider Implemented with AlInAs/GaInAs HBT’s

C. W. Farley, K. C. Wang, Mau-Chung Chang, Peter M. Asbeck, R. B. Nubling, N. H. Sheng, R. Pierson, G. J. Sullivan

Research output: Contribution to journalArticle

28 Scopus citations

Abstract

This paper describes the first frequency divider demonstrated using AlInAs/GaInAs heterojunction bipolar transistors (HBT’s). The divider (a static 1/4 divider circuit) operates up to a maximum frequency of 17.1 GHz (corresponding to a gate delay of 29 ps for a bilevel current mode logic (CML) gate with a fan-out of 2) and a total power consumption of 67 mW (about 4.5 mW per equivalent NOR gate). These results demonstrate the potential of AlInAs/GaInAs HBT’s to enable low-power, high-speed integrated circuits.

Original languageEnglish
Pages (from-to)377-379
Number of pages3
JournalIEEE Electron Device Letters
Volume10
Issue number8
DOIs
StatePublished - 1 Jan 1989

Fingerprint Dive into the research topics of 'A High-Speed, Low-Power Divide-By-4 Frequency Divider Implemented with AlInAs/GaInAs HBT’s'. Together they form a unique fingerprint.

Cite this