A High-Quality Stacked Thermal/LPCVD Gate Oxide Technology for ULSI

Reza Moazzami, Chen-Ming Hu

Research output: Contribution to journalArticlepeer-review

23 Scopus citations


By stacking thermal and high-quality LPCVD SiO2 films, gate oxides with very low defect densities are demonstrated. Whereas previous reports suggested that a thick layer of LPCVD oxide can improve the stacked gate oxide defect density, it is demonstrated that even 25 A of LPCVD oxide is sufficient to dramatically reduce the defect density compared to thermal oxide films. The projected scaling limit for this technology is estimated to be as low as 70 A for the total stack thickness. An optimized thermal/ LPCVD oxide technology is very promising as the gate dielectric for sub-half-micrometer CMOS technology.

Original languageEnglish
Pages (from-to)72-73
Number of pages2
JournalIEEE Electron Device Letters
Issue number2
StatePublished - 1 Jan 1993

Fingerprint Dive into the research topics of 'A High-Quality Stacked Thermal/LPCVD Gate Oxide Technology for ULSI'. Together they form a unique fingerprint.

Cite this