A high-definition H.264/AVC intra-frame codec IP for digital video and still camera applications

Chun Wei Ku*, Chao Chung Cheng, Guo Shiuan Yu, Min Chi Tsai, Tian-Sheuan Chang

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

53 Scopus citations


This paper presents a real-time high-definition 720p@30fps H.264/MPEG-4 AVC intra-frame codec IP suitable for digital video and digital still camera applications. The whole design is optimized in both the algorithm and architecture levels. In the algorithm level, we propose to remove the area-costly plane mode, and enhance the cost function to reduce hardware cost and to increase the processing speed while provide nearly the same quality. In the architecture design, in additional to the fast module implementation the process is arranged in the macroblock-level pipelining style together with three careful scheduling techniques to avoid the idle cycles and improve the data throughput. The whole codec design only needs 103 K gate count for a core size of 1.28 × 1.28 mm 2 and achieves real-time encoding and decoding at 117 and 25.5 MHz, respectively, when implemented by 0.18-μm CMOS technology.

Original languageEnglish
Article number1683819
Pages (from-to)917-928
Number of pages12
JournalIEEE Transactions on Circuits and Systems for Video Technology
Issue number8
StatePublished - 1 Aug 2006


  • High definition
  • ISO/IEC 14496-10 AVC
  • ITU-T Rec. H.264
  • Intra-frame codec
  • Joint Video Team (JVT)

Fingerprint Dive into the research topics of 'A high-definition H.264/AVC intra-frame codec IP for digital video and still camera applications'. Together they form a unique fingerprint.

Cite this