A content-based motion estimation algorithm for power-aware architecture

Hsien Wen Cheng, Lan-Rong Dung, Jieh Hwang Yen, Jiann Jau Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a novel power-aware architecture, called the vario-power architecture, for motion estimation. Based on the proposed content-based subsample algorithm, the architecture can operate at different power consumption modes with little quality degradation and the switching of power mode can be done dynamically. As shown in the simulation results, the power consumption can be significantly reduced by simply change the threshold parameters while the quality degradations are little.

Original languageEnglish
Title of host publicationISPA 2003 - Proceedings of the 3rd International Symposium on Image and Signal Processing and Analysis
EditorsA. Neri, H. Babic, S. Loncaric
PublisherIEEE Computer Society
Pages444-448
Number of pages5
ISBN (Electronic)953184061X
DOIs
StatePublished - 1 Jan 2003
Event3rd International Symposium on Image and Signal Processing and Analysis, ISPA 2003 - Rome, Italy
Duration: 18 Sep 200320 Sep 2003

Publication series

NameInternational Symposium on Image and Signal Processing and Analysis, ISPA
Volume1
ISSN (Print)1845-5921
ISSN (Electronic)1849-2266

Conference

Conference3rd International Symposium on Image and Signal Processing and Analysis, ISPA 2003
CountryItaly
CityRome
Period18/09/0320/09/03

Keywords

  • Algorithm design and analysis
  • Batteries
  • Computational efficiency
  • Computer architecture
  • Control engineering
  • Degradation
  • Energy consumption
  • Motion estimation
  • Signal processing algorithms
  • Very large scale integration

Fingerprint Dive into the research topics of 'A content-based motion estimation algorithm for power-aware architecture'. Together they form a unique fingerprint.

  • Cite this

    Cheng, H. W., Dung, L-R., Yen, J. H., & Wang, J. J. (2003). A content-based motion estimation algorithm for power-aware architecture. In A. Neri, H. Babic, & S. Loncaric (Eds.), ISPA 2003 - Proceedings of the 3rd International Symposium on Image and Signal Processing and Analysis (pp. 444-448). [1296938] (International Symposium on Image and Signal Processing and Analysis, ISPA; Vol. 1). IEEE Computer Society. https://doi.org/10.1109/ISPA.2003.1296938