A compact DSP core with static floating-point unit & its microcode generation

Tay Jyi Lin*, Hung Yueh Lin, Chie Min Chao, Chih-Wei Liu, Chein Wei Jen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

The multimedia SoC usually integrates programmable digital signal processors (DSP) to accelerate data-intensive computations. But the DSP and the host processor (e.g. ARM) are both designed for standalone uses, and they must have overlapped functionalities and thus some redundant components. In this paper, we propose a compact DSP core for dual-core multimedia SoC and its complete software development tools. The DSP core contains a dataflow engine that is composed of off-the-shelf memory modules with limited ports, and we have investigated software techniques extensively to reduce the hardware complexity as the principles of VLIW processors. Moreover, the DSP is equipped with novel static floating-point units to emulate expensive floating-point DSP operations at low cost. In our experiments, this core has about thrice the performance (estimated in execution cycles) of Analog Devices ADSP-218x with similar computing resources. Our first prototype in the 0.35μm CMOS technology operates at 100MHz and consumes 122mW power. The core size is 2.8mm2 including an embedded DMA controller and the AMBA AHB interface.

Original languageEnglish
Title of host publicationProceedings of the 2004 ACM Great Lakes Symposium on VLSI, GLSVLSI 2004
Subtitle of host publicationVLSI in the Nanometer Era
Pages57-60
Number of pages4
DOIs
StatePublished - 28 Jun 2004
EventProceedings of the 2004 ACM Great lakes Symposium on VLSI, GLSVLSI 2004: VLSI in the Nanometer Era - Boston, MA, United States
Duration: 26 Apr 200428 Apr 2004

Publication series

NameProceedings of the ACM Great Lakes Symposium on VLSI

Conference

ConferenceProceedings of the 2004 ACM Great lakes Symposium on VLSI, GLSVLSI 2004: VLSI in the Nanometer Era
CountryUnited States
CityBoston, MA
Period26/04/0428/04/04

Keywords

  • DSP core
  • Digital signal processor
  • Floating-point units

Fingerprint Dive into the research topics of 'A compact DSP core with static floating-point unit & its microcode generation'. Together they form a unique fingerprint.

  • Cite this

    Lin, T. J., Lin, H. Y., Chao, C. M., Liu, C-W., & Jen, C. W. (2004). A compact DSP core with static floating-point unit & its microcode generation. In Proceedings of the 2004 ACM Great Lakes Symposium on VLSI, GLSVLSI 2004: VLSI in the Nanometer Era (pp. 57-60). (Proceedings of the ACM Great Lakes Symposium on VLSI). https://doi.org/10.1145/988952.988966