A background comparator calibration technique for flash analog-to-digital converters

Chun Cheng Huang*, Jieh-Tsorng Wu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

40 Scopus citations

Abstract

This paper presents a background calibration technique for trimming the input-referred-offsets of the comparators in a flash analog-to-digital converter (ADC) without interrupting the ADC's normal operation. For a random-chopping comparator, the polarity of its offset is detected by observing the code density of its comparison results. Binary feedback is then used to digitally adjust the comparator's offset so that the offset is minimized. All calibration procedures are performed in the digital domain. The calibration performance is characterized by the converging speed of the feedback loop and the offset fluctuation due to the disturbance of the ADC's input. These two performance indexes of a background-calibrated comparator (BCC) are determined by three parameters: the probabilistic distribution of the ADC's input, the BCC's offset quantized step size, and the threshold of an internal bilateral peak detector. The offset fluctuation of a BCC can be drastically reduced by employing a windowing mechanism. The use of windowed BCCs in a flash ADC can introduce nonmonotonic-threshold (NMT) effects which include an increase in calibration settling time and an increase in σ (Vos). The use of uncorrelated random chopping for neighboring BCCs can ensure the validity of offset detection and mitigate the NMT effects.

Original languageEnglish
Pages (from-to)1732-1740
Number of pages9
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume52
Issue number9
DOIs
StatePublished - 1 Sep 2005

Keywords

  • Comparator
  • Flash analog-to-digital converter (ADC)
  • Offset calibration

Fingerprint Dive into the research topics of 'A background comparator calibration technique for flash analog-to-digital converters'. Together they form a unique fingerprint.

Cite this