A 78 ∼ 102 GHz front-end receiver in 90 nm CMOS technology

Hsuan Yi Su; Shu-I Hu; Chung-Yu Wu

doi:10.1109/LMWC.2011.2162940

A 78 ∼ 102 GHz front-end receiver in 90 nm CMOS technology

Hsuan Yi Su^*, Shu-I Hu, Chung-Yu Wu

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Contribution to journal › Article › peer-review

4 Scopus citations

Abstract

In this letter, a 78 ∼ 102 GHz front-end receiver designed in 90 nm CMOS technology is presented. It consists of an ultra-wideband low-noise amplifier, a subharmonic mixer, and an IF buffer. This receiver has a peak gain of 11.8 dB at 94 GHz with the noise figure of 13.4 dB. The measured input-referred 1 dB compression point is -14.5 dBm and the total power dissipation is 18.6 mW. The chip size is 680 × 1020 μm².

Original language	English
Article number	5982100
Pages (from-to)	489-491
Number of pages	3
Journal	IEEE Microwave and Wireless Components Letters
Volume	21
Issue number	9
DOIs	https://doi.org/10.1109/LMWC.2011.2162940
State	Published - 1 Sep 2011

Keywords

CMOS receiver
low noise amplifier (LNA)
subharmonic mixer
ultra wideband (UWB)
W-band

Access to Document

10.1109/LMWC.2011.2162940

Link to publication in Scopus

Fingerprint Dive into the research topics of 'A 78 ∼ 102 GHz front-end receiver in 90 nm CMOS technology'. Together they form a unique fingerprint.

Cite this

@article{8bfeb6fd80d6481cac39f692dbf5afe1,

title = "A 78 ∼ 102 GHz front-end receiver in 90 nm CMOS technology",

abstract = "In this letter, a 78 ∼ 102 GHz front-end receiver designed in 90 nm CMOS technology is presented. It consists of an ultra-wideband low-noise amplifier, a subharmonic mixer, and an IF buffer. This receiver has a peak gain of 11.8 dB at 94 GHz with the noise figure of 13.4 dB. The measured input-referred 1 dB compression point is -14.5 dBm and the total power dissipation is 18.6 mW. The chip size is 680 × 1020 μm2.",

keywords = "CMOS receiver, low noise amplifier (LNA), subharmonic mixer, ultra wideband (UWB), W-band",

author = "Su, {Hsuan Yi} and Shu-I Hu and Chung-Yu Wu",

year = "2011",

month = sep,

day = "1",

doi = "10.1109/LMWC.2011.2162940",

language = "English",

volume = "21",

pages = "489--491",

journal = "IEEE Microwave and Wireless Components Letters",

issn = "1531-1309",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "9",

}

TY - JOUR

T1 - A 78 ∼ 102 GHz front-end receiver in 90 nm CMOS technology

AU - Su, Hsuan Yi

AU - Hu, Shu-I

AU - Wu, Chung-Yu

PY - 2011/9/1

Y1 - 2011/9/1

N2 - In this letter, a 78 ∼ 102 GHz front-end receiver designed in 90 nm CMOS technology is presented. It consists of an ultra-wideband low-noise amplifier, a subharmonic mixer, and an IF buffer. This receiver has a peak gain of 11.8 dB at 94 GHz with the noise figure of 13.4 dB. The measured input-referred 1 dB compression point is -14.5 dBm and the total power dissipation is 18.6 mW. The chip size is 680 × 1020 μm2.

AB - In this letter, a 78 ∼ 102 GHz front-end receiver designed in 90 nm CMOS technology is presented. It consists of an ultra-wideband low-noise amplifier, a subharmonic mixer, and an IF buffer. This receiver has a peak gain of 11.8 dB at 94 GHz with the noise figure of 13.4 dB. The measured input-referred 1 dB compression point is -14.5 dBm and the total power dissipation is 18.6 mW. The chip size is 680 × 1020 μm2.

KW - CMOS receiver

KW - low noise amplifier (LNA)

KW - subharmonic mixer

KW - ultra wideband (UWB)

KW - W-band

UR - http://www.scopus.com/inward/record.url?scp=80052592244&partnerID=8YFLogxK

U2 - 10.1109/LMWC.2011.2162940

DO - 10.1109/LMWC.2011.2162940

M3 - Article

AN - SCOPUS:80052592244

VL - 21

SP - 489

EP - 491

JO - IEEE Microwave and Wireless Components Letters

JF - IEEE Microwave and Wireless Components Letters

SN - 1531-1309

IS - 9

M1 - 5982100

ER -