A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator

Chung-Yu Wu; Chung Yun Chou

doi:10.1109/JSSC.2003.822779

A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator

Chung-Yu Wu^*, Chung Yun Chou

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Contribution to journal › Article › peer-review

25 Scopus citations

Abstract

A 5-GHz CMOS double-quadrature front-end receiver for wireless LAN application is proposed. In the receiver, a one-stage RLC phase shifter is used to generate quadrature RF signals. Implemented in 0.18 μm CMOS technology, the receiver chip can achieve 50.6-dB image rejection with power dissipation of 22.4 mW at 1.8-V voltage supply.

Original language	English
Pages (from-to)	519-521
Number of pages	3
Journal	IEEE Journal of Solid-State Circuits
Volume	39
Issue number	3
DOIs	https://doi.org/10.1109/JSSC.2003.822779
State	Published - 1 Mar 2004

Keywords

CMOS technology
Double-quadrature architecture
IEEE 802.11a
Low-noise amplifier
Quadrature generator
Quadrature voltage-controlled oscillator
Radio frequency
Receiver

Access to Document

10.1109/JSSC.2003.822779

Fingerprint Dive into the research topics of 'A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator'. Together they form a unique fingerprint.

Cite this

@article{00ca8d5892aa4c469a58bfcc124218a6,

title = "A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator",

abstract = "A 5-GHz CMOS double-quadrature front-end receiver for wireless LAN application is proposed. In the receiver, a one-stage RLC phase shifter is used to generate quadrature RF signals. Implemented in 0.18 μm CMOS technology, the receiver chip can achieve 50.6-dB image rejection with power dissipation of 22.4 mW at 1.8-V voltage supply.",

keywords = "CMOS technology, Double-quadrature architecture, IEEE 802.11a, Low-noise amplifier, Quadrature generator, Quadrature voltage-controlled oscillator, Radio frequency, Receiver",

author = "Chung-Yu Wu and Chou, {Chung Yun}",

year = "2004",

month = mar,

day = "1",

doi = "10.1109/JSSC.2003.822779",

language = "English",

volume = "39",

pages = "519--521",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator

AU - Wu, Chung-Yu

AU - Chou, Chung Yun

PY - 2004/3/1

Y1 - 2004/3/1

N2 - A 5-GHz CMOS double-quadrature front-end receiver for wireless LAN application is proposed. In the receiver, a one-stage RLC phase shifter is used to generate quadrature RF signals. Implemented in 0.18 μm CMOS technology, the receiver chip can achieve 50.6-dB image rejection with power dissipation of 22.4 mW at 1.8-V voltage supply.

AB - A 5-GHz CMOS double-quadrature front-end receiver for wireless LAN application is proposed. In the receiver, a one-stage RLC phase shifter is used to generate quadrature RF signals. Implemented in 0.18 μm CMOS technology, the receiver chip can achieve 50.6-dB image rejection with power dissipation of 22.4 mW at 1.8-V voltage supply.

KW - CMOS technology

KW - Double-quadrature architecture

KW - IEEE 802.11a

KW - Low-noise amplifier

KW - Quadrature generator

KW - Quadrature voltage-controlled oscillator

KW - Radio frequency

KW - Receiver

UR - http://www.scopus.com/inward/record.url?scp=1542605484&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2003.822779

DO - 10.1109/JSSC.2003.822779

M3 - Article

AN - SCOPUS:1542605484

VL - 39

SP - 519

EP - 521

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 3

ER -

A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator

Abstract

Keywords

Access to Document

Other files and links

Cite this