A 385 MHz 13.54K gates delay balanced two-level CAVLC decoder for ultra HD H.264/AVC video

Yuan Hsin Liao, Gwo Long Li, Tian-Sheuan Chang

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Abstract

To satisfy the heavy performance requirement in real-time high-resolution H.264/AVC, very large-scale integrated implementation of the entropy decoder is necessary since it dominates the overall decoder throughput. In this paper, we propose a high-throughput delay balanced two-level context-based adaptive variable length coding (CAVLC) decoder with 21% shorter critical path delay in comparison to the traditional twolevel decoder design. Furthermore, redundant decoding processes are removed by a skipping mechanism. The proposed CAVLC decoder only needs 127.13 cycles per macroblock on average to support level 5.1 decoding with 13.54 k gate counts under 90-nm CMOS technology.

Original languageEnglish
Pages (from-to)1604-1610
Number of pages7
JournalIEEE Transactions on Circuits and Systems for Video Technology
Volume22
Issue number11
DOIs
StatePublished - 1 Dec 2012

Keywords

  • Context-adaptive
  • Decoder (CAVLD), H.264
  • Length
  • Variable

Fingerprint Dive into the research topics of 'A 385 MHz 13.54K gates delay balanced two-level CAVLC decoder for ultra HD H.264/AVC video'. Together they form a unique fingerprint.

Cite this