A 2.97 Gb/s DPA-resistant AES engine with self-generated random sequence

Po Chun Liu*, Ju Hung Hsiao, Hsie-Chia Chang, Chen-Yi Lee

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

8 Scopus citations

Abstract

This paper presents a DPA-resistant AES crypto engine. The DPA countermeasure circuit is combined with a self-generated random number generator to eliminate an extra circuit for generating random bits. The cell area for the DPA-resistant AES crypto engine is 0.104 mm2 in UMC 90 nm CMOS technology, which is only 6.2% larger than an unprotected AES engine. The maximum operating frequency of the AES engine is 255 MHz, resulting in 2.97 Gb/s throughput. Since the DPA countermeasure circuit works in parallel with the AES engine, no throughput degradation is incurred with the proposed architecture. The proposed DPA-resistant AES engine has significant improvements over previous state-of-the-art designs.

Original languageEnglish
Title of host publicationESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference
Pages71-74
Number of pages4
DOIs
StatePublished - 12 Dec 2011
Event37th European Solid-State Circuits Conference, ESSCIRC 2011 - Helsinki, Finland
Duration: 12 Sep 201116 Sep 2011

Publication series

NameEuropean Solid-State Circuits Conference
ISSN (Print)1930-8833

Conference

Conference37th European Solid-State Circuits Conference, ESSCIRC 2011
CountryFinland
CityHelsinki
Period12/09/1116/09/11

Fingerprint Dive into the research topics of 'A 2.97 Gb/s DPA-resistant AES engine with self-generated random sequence'. Together they form a unique fingerprint.

Cite this