A 2.5Gbps CMOS data serializer

Meng Tzer Wong; Wei-Zen Chen

doi:10.1109/APASIC.2002.1031535

A 2.5Gbps CMOS data serializer

Meng Tzer Wong, Wei-Zen Chen

Institute of Electronics

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Scopus citations

Abstract

This paper describes the design of a 2.5 Gbps CMOS data serializer, including a low jitter multiphase phase-locked loop, a multiplexer, and an output buffer. High speed parallel to serial data conversion is toggled by the multiphase PLL. This serializer achieves a conversion rate of up to 312.5 Mbyte/s and a transmission speed of 2.5 Gbps. The measured RMS jitter is less than 6 ps from a 2.5 Gbps data output. The measured eye diagram meets OC-48 transition mask. Die size is 1062 μmx1020 μm.

Original language	English
Title of host publication	2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	73-76
Number of pages	4
ISBN (Electronic)	0780373634, 9780780373631
DOIs	https://doi.org/10.1109/APASIC.2002.1031535
State	Published - 1 Jan 2002
Event	3rd IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Taipei, Taiwan Duration: 6 Aug 2002 → 8 Aug 2002

Publication series

Name	2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings

Conference

Conference	3rd IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002
Country	Taiwan
City	Taipei
Period	6/08/02 → 8/08/02

Keywords

Data serializer
parallel-in-serial-out (PISO)
phase-locked loop (PLL)

Access to Document

10.1109/APASIC.2002.1031535

Link to publication in Scopus

Fingerprint Dive into the research topics of 'A 2.5Gbps CMOS data serializer'. Together they form a unique fingerprint.

Cite this

@inproceedings{f94af07e220d41f2a584e2d976108b1d,

title = "A 2.5Gbps CMOS data serializer",

abstract = "This paper describes the design of a 2.5 Gbps CMOS data serializer, including a low jitter multiphase phase-locked loop, a multiplexer, and an output buffer. High speed parallel to serial data conversion is toggled by the multiphase PLL. This serializer achieves a conversion rate of up to 312.5 Mbyte/s and a transmission speed of 2.5 Gbps. The measured RMS jitter is less than 6 ps from a 2.5 Gbps data output. The measured eye diagram meets OC-48 transition mask. Die size is 1062 μmx1020 μm.",

keywords = "Data serializer, parallel-in-serial-out (PISO), phase-locked loop (PLL)",

author = "Wong, {Meng Tzer} and Wei-Zen Chen",

year = "2002",

month = jan,

day = "1",

doi = "10.1109/APASIC.2002.1031535",

language = "English",

series = "2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "73--76",

booktitle = "2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings",

note = "null ; Conference date: 06-08-2002 Through 08-08-2002",

}

Wong, MT & Chen, W-Z 2002, A 2.5Gbps CMOS data serializer. in 2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings., 1031535, 2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings, Institute of Electrical and Electronics Engineers Inc., pp. 73-76, 3rd IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002, Taipei, Taiwan, 6/08/02. https://doi.org/10.1109/APASIC.2002.1031535

A 2.5Gbps CMOS data serializer. / Wong, Meng Tzer; Chen, Wei-Zen.

2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2002. p. 73-76 1031535 (2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A 2.5Gbps CMOS data serializer

AU - Wong, Meng Tzer

AU - Chen, Wei-Zen

PY - 2002/1/1

Y1 - 2002/1/1

N2 - This paper describes the design of a 2.5 Gbps CMOS data serializer, including a low jitter multiphase phase-locked loop, a multiplexer, and an output buffer. High speed parallel to serial data conversion is toggled by the multiphase PLL. This serializer achieves a conversion rate of up to 312.5 Mbyte/s and a transmission speed of 2.5 Gbps. The measured RMS jitter is less than 6 ps from a 2.5 Gbps data output. The measured eye diagram meets OC-48 transition mask. Die size is 1062 μmx1020 μm.

AB - This paper describes the design of a 2.5 Gbps CMOS data serializer, including a low jitter multiphase phase-locked loop, a multiplexer, and an output buffer. High speed parallel to serial data conversion is toggled by the multiphase PLL. This serializer achieves a conversion rate of up to 312.5 Mbyte/s and a transmission speed of 2.5 Gbps. The measured RMS jitter is less than 6 ps from a 2.5 Gbps data output. The measured eye diagram meets OC-48 transition mask. Die size is 1062 μmx1020 μm.

KW - Data serializer

KW - parallel-in-serial-out (PISO)

KW - phase-locked loop (PLL)

UR - http://www.scopus.com/inward/record.url?scp=84966318482&partnerID=8YFLogxK

U2 - 10.1109/APASIC.2002.1031535

DO - 10.1109/APASIC.2002.1031535

M3 - Conference contribution

AN - SCOPUS:84966318482

T3 - 2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings

SP - 73

EP - 76

BT - 2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 6 August 2002 through 8 August 2002

ER -