A 242mW, 10mm2 1080p H.264/AVC high profile encoder chip

Yu Kun Lin; De Wei Li; Chia Chun Lin; Tzu Yun Kuo; Sian Jin Wu; Wei Cheng Tai; Wei Cheng Chang; Tian-Sheuan Chang

doi:10.1109/DAC.2008.4555786

A 242mW, 10mm² 1080p H.264/AVC high profile encoder chip

Yu Kun Lin^*, De Wei Li, Chia Chun Lin, Tzu Yun Kuo, Sian Jin Wu, Wei Cheng Tai, Wei Cheng Chang, Tian-Sheuan Chang

^*Corresponding author for this work

Department of Electronics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

16 Scopus citations

Abstract

A 1080p high profile H.264 encoder is designed by the robust reusable silicon IP methodology and fabricated in a 0.13μm CMOS technology with an area of 10 mm² and 242mW at 145MHz. Compared to the state-of-the-art design targeted at 720p baseline, this design reduces 53.4% power and 46.7% area through parallelism enhanced throughput and cross stage sharing pipeline.

Original language	English
Title of host publication	Proceedings of the 45th Design Automation Conference, DAC
Pages	78-83
Number of pages	6
DOIs	https://doi.org/10.1109/DAC.2008.4555786
State	Published - 17 Sep 2008
Event	45th Design Automation Conference, DAC - Anaheim, CA, United States Duration: 8 Jun 2008 → 13 Jun 2008

Publication series

Name	Proceedings - Design Automation Conference
ISSN (Print)	0738-100X

Conference

Conference	45th Design Automation Conference, DAC
Country	United States
City	Anaheim, CA
Period	8/06/08 → 13/06/08

Keywords

1080p
Encoder
H.264
High Profile

Access to Document

10.1109/DAC.2008.4555786

Fingerprint Dive into the research topics of 'A 242mW, 10mm<sup>2</sup> 1080p H.264/AVC high profile encoder chip'. Together they form a unique fingerprint.

Cite this

@inproceedings{534233e0ca8447598969f1fd3dbee0e3,

title = "A 242mW, 10mm2 1080p H.264/AVC high profile encoder chip",

abstract = "A 1080p high profile H.264 encoder is designed by the robust reusable silicon IP methodology and fabricated in a 0.13μm CMOS technology with an area of 10 mm2 and 242mW at 145MHz. Compared to the state-of-the-art design targeted at 720p baseline, this design reduces 53.4% power and 46.7% area through parallelism enhanced throughput and cross stage sharing pipeline.",

keywords = "1080p, Encoder, H.264, High Profile",

author = "Lin, {Yu Kun} and Li, {De Wei} and Lin, {Chia Chun} and Kuo, {Tzu Yun} and Wu, {Sian Jin} and Tai, {Wei Cheng} and Chang, {Wei Cheng} and Tian-Sheuan Chang",

year = "2008",

month = sep,

day = "17",

doi = "10.1109/DAC.2008.4555786",

language = "English",

isbn = "9781605581156",

series = "Proceedings - Design Automation Conference",

pages = "78--83",

booktitle = "Proceedings of the 45th Design Automation Conference, DAC",

note = "null ; Conference date: 08-06-2008 Through 13-06-2008",

}

Lin, YK, Li, DW, Lin, CC, Kuo, TY, Wu, SJ, Tai, WC, Chang, WC & Chang, T-S 2008, A 242mW, 10mm² 1080p H.264/AVC high profile encoder chip. in Proceedings of the 45th Design Automation Conference, DAC., 4555786, Proceedings - Design Automation Conference, pp. 78-83, 45th Design Automation Conference, DAC, Anaheim, CA, United States, 8/06/08. https://doi.org/10.1109/DAC.2008.4555786

A 242mW, 10mm² 1080p H.264/AVC high profile encoder chip. / Lin, Yu Kun; Li, De Wei; Lin, Chia Chun; Kuo, Tzu Yun; Wu, Sian Jin; Tai, Wei Cheng; Chang, Wei Cheng; Chang, Tian-Sheuan.

Proceedings of the 45th Design Automation Conference, DAC. 2008. p. 78-83 4555786 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 242mW, 10mm2 1080p H.264/AVC high profile encoder chip

AU - Lin, Yu Kun

AU - Li, De Wei

AU - Lin, Chia Chun

AU - Kuo, Tzu Yun

AU - Wu, Sian Jin

AU - Tai, Wei Cheng

AU - Chang, Wei Cheng

AU - Chang, Tian-Sheuan

PY - 2008/9/17

Y1 - 2008/9/17

N2 - A 1080p high profile H.264 encoder is designed by the robust reusable silicon IP methodology and fabricated in a 0.13μm CMOS technology with an area of 10 mm2 and 242mW at 145MHz. Compared to the state-of-the-art design targeted at 720p baseline, this design reduces 53.4% power and 46.7% area through parallelism enhanced throughput and cross stage sharing pipeline.

AB - A 1080p high profile H.264 encoder is designed by the robust reusable silicon IP methodology and fabricated in a 0.13μm CMOS technology with an area of 10 mm2 and 242mW at 145MHz. Compared to the state-of-the-art design targeted at 720p baseline, this design reduces 53.4% power and 46.7% area through parallelism enhanced throughput and cross stage sharing pipeline.

KW - 1080p

KW - Encoder

KW - H.264

KW - High Profile

UR - http://www.scopus.com/inward/record.url?scp=51549115313&partnerID=8YFLogxK

U2 - 10.1109/DAC.2008.4555786

DO - 10.1109/DAC.2008.4555786

M3 - Conference contribution

AN - SCOPUS:51549115313

SN - 9781605581156

T3 - Proceedings - Design Automation Conference

SP - 78

EP - 83

BT - Proceedings of the 45th Design Automation Conference, DAC

Y2 - 8 June 2008 through 13 June 2008

ER -