A (21150, 19050) GC-LDPC Decoder for NAND flash applications

Yen Chin Liao; Chien Lin; Hsie-Chia Chang; Shu Lin

doi:10.1109/TCSI.2018.2875311

A (21150, 19050) GC-LDPC Decoder for NAND flash applications

Yen Chin Liao^*, Chien Lin, Hsie-Chia Chang, Shu Lin

^*Corresponding author for this work

Institute of Electronics

Research output: Contribution to journal › Article › peer-review

6 Scopus citations

Abstract

In this paper, a (21150, 19050) globally-coupled low-density parity check (GC-LDPC) code designed for NAND flash memories is presented. The proposed LDPC code comprises three disjoint subcodes which can be decoded independently. This highly structural parity check matrix contributes to efficient decoder implementation and flexible decoding flow control. Moreover, a two-phase local/global decoding procedure optimized for the proposed GC-LDPC code is introduced. Scenarios of collaborative decoding that leverages the special code structures are discussed. In the proposed decoder architecture, the pipelined processing elements with scheduling are employed to reduce the critical path and decoding latency as well. Implemented in UMC 65 nm process, the post-layout simulation shows a maximum decoding throughput of 4.32 Gb/s with the chip area 3.376 mm ² .

Original language	English
Article number	8528505
Pages (from-to)	1219-1230
Number of pages	12
Journal	IEEE Transactions on Circuits and Systems I: Regular Papers
Volume	66
Issue number	3
DOIs	https://doi.org/10.1109/TCSI.2018.2875311
State	Published - 1 Mar 2019

Keywords

Globally-coupled LDPC codes
emerging memory ECC
two-phase local/global iterative decoding

Access to Document

10.1109/TCSI.2018.2875311

Fingerprint Dive into the research topics of 'A (21150, 19050) GC-LDPC Decoder for NAND flash applications'. Together they form a unique fingerprint.

Cite this

@article{80f5db8348684859a4e26c01163b4a41,

title = "A (21150, 19050) GC-LDPC Decoder for NAND flash applications",

abstract = " In this paper, a (21150, 19050) globally-coupled low-density parity check (GC-LDPC) code designed for NAND flash memories is presented. The proposed LDPC code comprises three disjoint subcodes which can be decoded independently. This highly structural parity check matrix contributes to efficient decoder implementation and flexible decoding flow control. Moreover, a two-phase local/global decoding procedure optimized for the proposed GC-LDPC code is introduced. Scenarios of collaborative decoding that leverages the special code structures are discussed. In the proposed decoder architecture, the pipelined processing elements with scheduling are employed to reduce the critical path and decoding latency as well. Implemented in UMC 65 nm process, the post-layout simulation shows a maximum decoding throughput of 4.32 Gb/s with the chip area 3.376 mm 2 . ",

keywords = "Globally-coupled LDPC codes, emerging memory ECC, two-phase local/global iterative decoding",

author = "Liao, {Yen Chin} and Chien Lin and Hsie-Chia Chang and Shu Lin",

year = "2019",

month = mar,

day = "1",

doi = "10.1109/TCSI.2018.2875311",

language = "English",

volume = "66",

pages = "1219--1230",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A (21150, 19050) GC-LDPC Decoder for NAND flash applications

AU - Liao, Yen Chin

AU - Lin, Chien

AU - Chang, Hsie-Chia

AU - Lin, Shu

PY - 2019/3/1

Y1 - 2019/3/1

N2 - In this paper, a (21150, 19050) globally-coupled low-density parity check (GC-LDPC) code designed for NAND flash memories is presented. The proposed LDPC code comprises three disjoint subcodes which can be decoded independently. This highly structural parity check matrix contributes to efficient decoder implementation and flexible decoding flow control. Moreover, a two-phase local/global decoding procedure optimized for the proposed GC-LDPC code is introduced. Scenarios of collaborative decoding that leverages the special code structures are discussed. In the proposed decoder architecture, the pipelined processing elements with scheduling are employed to reduce the critical path and decoding latency as well. Implemented in UMC 65 nm process, the post-layout simulation shows a maximum decoding throughput of 4.32 Gb/s with the chip area 3.376 mm 2 .

AB - In this paper, a (21150, 19050) globally-coupled low-density parity check (GC-LDPC) code designed for NAND flash memories is presented. The proposed LDPC code comprises three disjoint subcodes which can be decoded independently. This highly structural parity check matrix contributes to efficient decoder implementation and flexible decoding flow control. Moreover, a two-phase local/global decoding procedure optimized for the proposed GC-LDPC code is introduced. Scenarios of collaborative decoding that leverages the special code structures are discussed. In the proposed decoder architecture, the pipelined processing elements with scheduling are employed to reduce the critical path and decoding latency as well. Implemented in UMC 65 nm process, the post-layout simulation shows a maximum decoding throughput of 4.32 Gb/s with the chip area 3.376 mm 2 .

KW - Globally-coupled LDPC codes

KW - emerging memory ECC

KW - two-phase local/global iterative decoding

UR - http://www.scopus.com/inward/record.url?scp=85056313927&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2018.2875311

DO - 10.1109/TCSI.2018.2875311

M3 - Article

AN - SCOPUS:85056313927

VL - 66

SP - 1219

EP - 1230

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

SN - 1549-8328

IS - 3

M1 - 8528505

ER -

A (21150, 19050) GC-LDPC Decoder for NAND flash applications

Abstract

Keywords

Access to Document

Other files and links

Cite this