A 125 mm2 1 Gb NAND flash memory with 10 Mb/s program throughput

Hiroshi Nakamura; Kenichi Imamiya; Toshihiko Himeno; Toshio Yamamura; Tamio Ikehashi; Ken Takeuchi; Kazushige Kanda; Koji Hosono; Takuya Futatsuyama; Koichi Kawai; Shirota Riichiro; Norihisa Arai; Fumitaka Arai; Kazuo Hatakeyama; Hiroaki Hazama; Masanobu Saito; Hisataka Meguro; Kevin Conley; Khandker Quader; Jian Chen

doi:10.1109/ISSCC.2002.992961

A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput

Hiroshi Nakamura^*, Kenichi Imamiya, Toshihiko Himeno, Toshio Yamamura, Tamio Ikehashi, Ken Takeuchi, Kazushige Kanda, Koji Hosono, Takuya Futatsuyama, Koichi Kawai, Shirota Riichiro, Norihisa Arai, Fumitaka Arai, Kazuo Hatakeyama, Hiroaki Hazama, Masanobu Saito, Hisataka Meguro, Kevin Conley, Khandker Quader, Jian Chen

^*Corresponding author for this work

Department of Electrical and Computer Engineering

Research output: Contribution to journal › Conference article › peer-review

3 Scopus citations

Abstract

A 125 mm² 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm². Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.

Original language	English
Pages (from-to)	82-83+411
Journal	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Issue number	SUPPL.
DOIs	https://doi.org/10.1109/ISSCC.2002.992961
State	Published - 1 Jan 2002
Event	2002 IEEE International Solid-State Circuits Conference - San Francisco, CA, United States Duration: 3 Feb 2002 → 7 Feb 2002

Access to Document

10.1109/ISSCC.2002.992961

Fingerprint Dive into the research topics of 'A 125 mm<sup>2</sup> 1 Gb NAND flash memory with 10 Mb/s program throughput'. Together they form a unique fingerprint.

Cite this

Nakamura, H., Imamiya, K., Himeno, T., Yamamura, T., Ikehashi, T., Takeuchi, K., Kanda, K., Hosono, K., Futatsuyama, T., Kawai, K., Riichiro, S., Arai, N., Arai, F., Hatakeyama, K., Hazama, H., Saito, M., Meguro, H., Conley, K., Quader, K., & Chen, J. (2002). A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, (SUPPL.), 82-83+411. https://doi.org/10.1109/ISSCC.2002.992961

Nakamura, Hiroshi ; Imamiya, Kenichi ; Himeno, Toshihiko ; Yamamura, Toshio ; Ikehashi, Tamio ; Takeuchi, Ken ; Kanda, Kazushige ; Hosono, Koji ; Futatsuyama, Takuya ; Kawai, Koichi ; Riichiro, Shirota ; Arai, Norihisa ; Arai, Fumitaka ; Hatakeyama, Kazuo ; Hazama, Hiroaki ; Saito, Masanobu ; Meguro, Hisataka ; Conley, Kevin ; Quader, Khandker ; Chen, Jian. / A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput. In: Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2002 ; No. SUPPL. pp. 82-83+411.

@article{bec63e2f33ae431e8ec3b43fde41ede8,

title = "A 125 mm2 1 Gb NAND flash memory with 10 Mb/s program throughput",

abstract = "A 125 mm2 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm2. Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.",

author = "Hiroshi Nakamura and Kenichi Imamiya and Toshihiko Himeno and Toshio Yamamura and Tamio Ikehashi and Ken Takeuchi and Kazushige Kanda and Koji Hosono and Takuya Futatsuyama and Koichi Kawai and Shirota Riichiro and Norihisa Arai and Fumitaka Arai and Kazuo Hatakeyama and Hiroaki Hazama and Masanobu Saito and Hisataka Meguro and Kevin Conley and Khandker Quader and Jian Chen",

year = "2002",

month = jan,

day = "1",

doi = "10.1109/ISSCC.2002.992961",

language = "English",

pages = "82--83+411",

journal = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

issn = "0193-6530",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "SUPPL.",

note = "null ; Conference date: 03-02-2002 Through 07-02-2002",

}

Nakamura, H, Imamiya, K, Himeno, T, Yamamura, T, Ikehashi, T, Takeuchi, K, Kanda, K, Hosono, K, Futatsuyama, T, Kawai, K, Riichiro, S, Arai, N, Arai, F, Hatakeyama, K, Hazama, H, Saito, M, Meguro, H, Conley, K, Quader, K & Chen, J 2002, 'A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput', Digest of Technical Papers - IEEE International Solid-State Circuits Conference, no. SUPPL., pp. 82-83+411. https://doi.org/10.1109/ISSCC.2002.992961

A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput. / Nakamura, Hiroshi; Imamiya, Kenichi; Himeno, Toshihiko; Yamamura, Toshio; Ikehashi, Tamio; Takeuchi, Ken; Kanda, Kazushige; Hosono, Koji; Futatsuyama, Takuya; Kawai, Koichi; Riichiro, Shirota; Arai, Norihisa; Arai, Fumitaka; Hatakeyama, Kazuo; Hazama, Hiroaki; Saito, Masanobu; Meguro, Hisataka; Conley, Kevin; Quader, Khandker; Chen, Jian.

In: Digest of Technical Papers - IEEE International Solid-State Circuits Conference, No. SUPPL., 01.01.2002, p. 82-83+411.

Research output: Contribution to journal › Conference article › peer-review

TY - JOUR

T1 - A 125 mm2 1 Gb NAND flash memory with 10 Mb/s program throughput

AU - Nakamura, Hiroshi

AU - Imamiya, Kenichi

AU - Himeno, Toshihiko

AU - Yamamura, Toshio

AU - Ikehashi, Tamio

AU - Takeuchi, Ken

AU - Kanda, Kazushige

AU - Hosono, Koji

AU - Futatsuyama, Takuya

AU - Kawai, Koichi

AU - Riichiro, Shirota

AU - Arai, Norihisa

AU - Arai, Fumitaka

AU - Hatakeyama, Kazuo

AU - Hazama, Hiroaki

AU - Saito, Masanobu

AU - Meguro, Hisataka

AU - Conley, Kevin

AU - Quader, Khandker

AU - Chen, Jian

PY - 2002/1/1

Y1 - 2002/1/1

N2 - A 125 mm2 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm2. Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.

AB - A 125 mm2 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm2. Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.

UR - http://www.scopus.com/inward/record.url?scp=0036224005&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2002.992961

DO - 10.1109/ISSCC.2002.992961

M3 - Conference article

AN - SCOPUS:0036224005

SP - 82-83+411

JO - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

JF - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SN - 0193-6530

IS - SUPPL.

Y2 - 3 February 2002 through 7 February 2002

ER -